{"id":"https://openalex.org/W1970289822","doi":"https://doi.org/10.1109/iscas.2013.6572316","title":"An ultra-fast parallel architecture using sequential circuits computing on random bits","display_name":"An ultra-fast parallel architecture using sequential circuits computing on random bits","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W1970289822","doi":"https://doi.org/10.1109/iscas.2013.6572316","mag":"1970289822"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572316","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5112930455","display_name":"Daran Cai","orcid":null},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Daran Cai","raw_affiliation_strings":["University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","University of Michigan\u2013Shanghai Jiao Tong University \u2013 Joint Institute, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"University of Michigan\u2013Shanghai Jiao Tong University \u2013 Joint Institute, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5055145875","display_name":"Ang Wang","orcid":"https://orcid.org/0000-0002-9365-2926"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ang Wang","raw_affiliation_strings":["University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","University of Michigan\u2013Shanghai Jiao Tong University \u2013 Joint Institute, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"University of Michigan\u2013Shanghai Jiao Tong University \u2013 Joint Institute, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102829251","display_name":"Ge Song","orcid":"https://orcid.org/0000-0003-2782-2023"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ge Song","raw_affiliation_strings":["University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","University of Michigan\u2013Shanghai Jiao Tong University \u2013 Joint Institute, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"University of Michigan\u2013Shanghai Jiao Tong University \u2013 Joint Institute, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036572182","display_name":"Weikang Qian","orcid":"https://orcid.org/0000-0002-5129-9431"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weikang Qian","raw_affiliation_strings":["University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","University of Michigan\u2013Shanghai Jiao Tong University \u2013 Joint Institute, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Michigan-Shanghai Jiao Tong University Joint Institute, Shanghai Jiao Tong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"University of Michigan\u2013Shanghai Jiao Tong University \u2013 Joint Institute, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2215","last_page":"2218"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10682","display_name":"Quantum Computing Algorithms and Architecture","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7735090851783752},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.6464959383010864},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6244314908981323},{"id":"https://openalex.org/keywords/stochastic-computing","display_name":"Stochastic computing","score":0.6244069337844849},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.6149179935455322},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5424394011497498},{"id":"https://openalex.org/keywords/probabilistic-logic","display_name":"Probabilistic logic","score":0.5053985118865967},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49193525314331055},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.45846638083457947},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4425176978111267},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.40721645951271057},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.3763417601585388},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36431342363357544},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.32035934925079346},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2733098864555359},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.24051544070243835}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7735090851783752},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.6464959383010864},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6244314908981323},{"id":"https://openalex.org/C2780971903","wikidata":"https://www.wikidata.org/wiki/Q2933705","display_name":"Stochastic computing","level":3,"score":0.6244069337844849},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.6149179935455322},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5424394011497498},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.5053985118865967},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49193525314331055},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.45846638083457947},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4425176978111267},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.40721645951271057},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.3763417601585388},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36431342363357544},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.32035934925079346},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2733098864555359},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.24051544070243835},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2013.6572316","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.713.9013","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.713.9013","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://umji.sjtu.edu.cn/%7Ewkqian/papers/Cai_Wang_Song_Qian_An_Ultra_Fast_Parallel_Architecture_Using_Sequential_Circuits_Computing_on_Random_Bits.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320322999","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W2012899529","https://openalex.org/W2091844454","https://openalex.org/W2098470668","https://openalex.org/W2101765144","https://openalex.org/W2118412406","https://openalex.org/W2119147938","https://openalex.org/W2135206058","https://openalex.org/W2147004330","https://openalex.org/W2151770284","https://openalex.org/W2166006610","https://openalex.org/W2166029726","https://openalex.org/W6679882701"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W2069145203","https://openalex.org/W2085176210","https://openalex.org/W1702800398","https://openalex.org/W2106889348","https://openalex.org/W2083793411","https://openalex.org/W2135500595","https://openalex.org/W2543766998","https://openalex.org/W573124066","https://openalex.org/W1592424226"],"abstract_inverted_index":{"Digital":[0],"computation":[1,53,118],"on":[2,26,108,127],"stochastic":[3,109],"bit":[4,110],"streams":[5],"is":[6,63],"a":[7,83,98,116,123],"non-conventional":[8],"type":[9],"of":[10,86],"computation,":[11],"which":[12,112,130],"uses":[13],"digital":[14,23,35],"circuits":[15,24,105],"to":[16,32,50,65,74,80,89],"process":[17],"probabilistic":[18],"inputs.":[19],"In":[20,93],"this":[21,94],"paradigm,":[22],"compute":[25,81,107],"the":[27,67,91],"probability":[28],"values.":[29],"This":[30],"leads":[31],"extremely":[33],"simple":[34],"implementations":[36],"for":[37,82,102],"complex":[38],"arithmetic":[39,133],"operations.":[40],"The":[41],"combinational":[42],"logic-based":[43,70],"designs":[44,71],"can":[45],"be":[46],"implemented":[47],"in":[48,72],"parallel":[49,73,124],"realize":[51],"fast":[52],"by":[54],"trading":[55],"off":[56],"silicon":[57],"area":[58],"with":[59],"delay.":[60,119],"However,":[61],"it":[62],"impossible":[64],"implement":[66],"current":[68],"sequential":[69,104],"reduce":[75],"delay,":[76],"since":[77],"they":[78],"need":[79],"large":[84],"number":[85],"clock":[87],"cycles":[88],"obtain":[90],"result.":[92],"work,":[95],"we":[96],"propose":[97],"novel":[99],"design":[100],"methodology":[101],"synthesizing":[103],"that":[106],"streams,":[111],"does":[113],"not":[114],"require":[115],"long":[117],"We":[120],"further":[121],"demonstrate":[122],"implementation":[125],"based":[126],"our":[128],"design,":[129],"provides":[131],"ultra-fast":[132],"computation.":[134]},"counts_by_year":[{"year":2017,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}