{"id":"https://openalex.org/W2082059771","doi":"https://doi.org/10.1109/iscas.2013.6572285","title":"3.5-D integration: A case study","display_name":"3.5-D integration: A case study","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2082059771","doi":"https://doi.org/10.1109/iscas.2013.6572285","mag":"2082059771"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://infoscience.epfl.ch/record/183098/files/SB_ISCAS13.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111926197","display_name":"Shashikanth Bobba","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":true,"raw_author_name":"Shashikanth Bobba","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","Integrated Systems Lab, EPFL,Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002568331","display_name":"Pierre\u2010Emmanuel Gaillardon","orcid":"https://orcid.org/0000-0003-3634-3999"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Pierre-Emmanuel Gaillardon","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","Integrated Systems Lab, EPFL,Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015409850","display_name":"Ciprian Seiculescu","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Ciprian Seiculescu","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","Integrated Systems Lab, EPFL,Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["Advanced Processor Technologies Group, University of Manchester, UK","Adv. Processor Technol. Group, Univ. of Manchester, Manchester, UK#TAB#"],"affiliations":[{"raw_affiliation_string":"Advanced Processor Technologies Group, University of Manchester, UK","institution_ids":["https://openalex.org/I28407311"]},{"raw_affiliation_string":"Adv. Processor Technol. Group, Univ. of Manchester, Manchester, UK#TAB#","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","Integrated Systems Lab, EPFL,Lausanne,Switzerland"],"affiliations":[{"raw_affiliation_string":"Integrated Systems Laboratory, EPFL, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Integrated Systems Lab, EPFL,Lausanne,Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5111926197"],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":true,"cited_by_count":1,"citation_normalized_percentile":{"value":0.13483444,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2087","last_page":"2090"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9666000008583069,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.7855705618858337},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.7193312644958496},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5431153178215027},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5261421203613281},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5065203905105591},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.49283313751220703},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4873248040676117},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.47561079263687134},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4493619501590729},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4486899971961975},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.44351381063461304},{"id":"https://openalex.org/keywords/manufacturing-cost","display_name":"Manufacturing cost","score":0.4397997558116913},{"id":"https://openalex.org/keywords/integration-platform","display_name":"Integration platform","score":0.42753466963768005},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2715449631214142},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11627313494682312},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10960981249809265},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09471490979194641},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.08879533410072327},{"id":"https://openalex.org/keywords/mechanical-engineering","display_name":"Mechanical engineering","score":0.08498769998550415}],"concepts":[{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.7855705618858337},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.7193312644958496},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5431153178215027},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5261421203613281},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5065203905105591},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.49283313751220703},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4873248040676117},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.47561079263687134},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4493619501590729},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4486899971961975},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.44351381063461304},{"id":"https://openalex.org/C2778337023","wikidata":"https://www.wikidata.org/wiki/Q6753108","display_name":"Manufacturing cost","level":2,"score":0.4397997558116913},{"id":"https://openalex.org/C2777024059","wikidata":"https://www.wikidata.org/wiki/Q1665471","display_name":"Integration platform","level":2,"score":0.42753466963768005},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2715449631214142},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11627313494682312},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10960981249809265},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09471490979194641},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.08879533410072327},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.08498769998550415},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C160671074","wikidata":"https://www.wikidata.org/wiki/Q267131","display_name":"Wafer","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/iscas.2013.6572285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.tind.io:183098","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/183098","pdf_url":"https://infoscience.epfl.ch/record/183098/files/SB_ISCAS13.pdf","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.371.5964","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.371.5964","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"text"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/88ee809a-3cdd-4f45-a3c5-bfb1643dd143","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/88ee809a-3cdd-4f45-a3c5-bfb1643dd143","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bobba, S, Gaillardon, P E, Seiculescu, C, Pavlidis, V F & De Micheli, G 2013, 3.5-D integration : A case study. in 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013., 6572285, pp. 2087-2090, 2013 IEEE International Symposium on Circuits and Systems, Beijing, China, 19/05/13. https://doi.org/10.1109/ISCAS.2013.6572285","raw_type":"contributionToPeriodical"},{"id":"pmh:oai:pure.atira.dk:publications/88ee809a-3cdd-4f45-a3c5-bfb1643dd143","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/35d-integration(88ee809a-3cdd-4f45-a3c5-bfb1643dd143).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Bobba, S, Gaillardon, P E, Seiculescu, C, Pavlidis, V F & De Micheli, G 2013, 3.5-D integration : A case study. in 2013 IEEE International Symposium on Circuits and Systems, ISCAS 2013., 6572285, pp. 2087-2090, 2013 IEEE International Symposium on Circuits and Systems, Beijing, China, 19/05/13. https://doi.org/10.1109/ISCAS.2013.6572285","raw_type":"contributionToPeriodical"}],"best_oa_location":{"id":"pmh:oai:infoscience.tind.io:183098","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/183098","pdf_url":"https://infoscience.epfl.ch/record/183098/files/SB_ISCAS13.pdf","source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"conference proceedings"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5600000023841858,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W2082059771.pdf"},"referenced_works_count":23,"referenced_works":["https://openalex.org/W1501077214","https://openalex.org/W1600358781","https://openalex.org/W1981823766","https://openalex.org/W1993632150","https://openalex.org/W2046574526","https://openalex.org/W2066794932","https://openalex.org/W2119428232","https://openalex.org/W2129785295","https://openalex.org/W2132155220","https://openalex.org/W2154133941","https://openalex.org/W2155759572","https://openalex.org/W2158340455","https://openalex.org/W2160642395","https://openalex.org/W2250058934","https://openalex.org/W2481508967","https://openalex.org/W3140341675","https://openalex.org/W3148440458","https://openalex.org/W4236469416","https://openalex.org/W4242948965","https://openalex.org/W4246766117","https://openalex.org/W6645912676","https://openalex.org/W6667599205","https://openalex.org/W6691227016"],"related_works":["https://openalex.org/W2348165886","https://openalex.org/W1862215007","https://openalex.org/W2003657881","https://openalex.org/W1591980797","https://openalex.org/W1985673483","https://openalex.org/W2103021426","https://openalex.org/W951937346","https://openalex.org/W2247003645","https://openalex.org/W2117148144","https://openalex.org/W2532719504"],"abstract_inverted_index":{"Two":[0],"diverse":[1],"manufacturing":[2,91,103],"techniques":[3],"for":[4,166],"building":[5],"3-D":[6,18,115,175],"integrated":[7],"systems":[8],"are":[9],"vertical":[10],"integration":[11,32,55,169],"with":[12,65],"Through-Silicon-Vias":[13],"(TSVs),":[14],"also":[15],"referred":[16],"as":[17,79],"TSV":[19,116,176],"integration,":[20,76],"and":[21,62,85,92,105,135,157],"3D":[22],"monolithic":[23],"integration.":[24,52,117],"In":[25,118],"this":[26],"paper,":[27],"we":[28,77,86,128],"present":[29],"a":[30,47,82,97],"hybrid":[31],"scheme":[33],"that":[34],"combines":[35],"these":[36],"two":[37],"approaches,":[38],"taking":[39],"into":[40,46],"account":[41],"their":[42],"existing":[43],"technology":[44],"limits,":[45],"disruptive":[48],"paradigm":[49],"called":[50],"3.5-D":[51,75,168],"Our":[53,144],"novel":[54],"supports":[56],"circuit-partitioning":[57],"both":[58],"at":[59],"the":[60,72,90,102,109,122,126,133,136,142,152,163,167,173],"gate":[61],"block":[63],"level":[64],"unprecedented":[66],"benefits":[67],"in":[68,101,108,149],"cost.":[69,94],"To":[70],"demonstrate":[71],"effectiveness":[73],"of":[74,125,132,151,155,160,162],"chose":[78],"case":[80],"study":[81,121,145],"288-core":[83],"MPSoC":[84],"made":[87],"hypothesis":[88],"on":[89],"test":[93,110],"We":[95],"argue":[96],"potential":[98],"20%":[99],"decrease":[100,107],"cost":[104,111],"30%":[106],"when":[112,170],"compared":[113,171],"to":[114,120,172],"order":[119],"performance":[123,150],"improvement":[124,148],"MPSoC,":[127],"benchmarked":[129],"various":[130],"blocks":[131],"core":[134,153],"on-chip":[137],"interconnection":[138],"network,":[139],"connecting":[140],"all":[141],"cores.":[143],"shows":[146],"large":[147],"(average":[154,159],"11.5%)":[156],"latency":[158],"24%)":[161],"Network-on-Chip":[164],"(NoC)":[165],"corresponding":[174],"implementation.":[177]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}