{"id":"https://openalex.org/W2003121195","doi":"https://doi.org/10.1109/iscas.2013.6572257","title":"A novel energy-efficient serializer design method for gigascale systems","display_name":"A novel energy-efficient serializer design method for gigascale systems","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2003121195","doi":"https://doi.org/10.1109/iscas.2013.6572257","mag":"2003121195"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080424148","display_name":"Kejun Wu","orcid":"https://orcid.org/0000-0003-2075-868X"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Kejun Wu","raw_affiliation_strings":["Department Information Science and Electrical Engineering, State Key Laboratory of Mathematical Engineering and Advanced Computing, Zhejiang University, China","Dept. Inf. Sci. & Elec. Eng., Zhejiang Univ., Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Information Science and Electrical Engineering, State Key Laboratory of Mathematical Engineering and Advanced Computing, Zhejiang University, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Dept. Inf. Sci. & Elec. Eng., Zhejiang Univ., Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100346916","display_name":"Peng Liu","orcid":"https://orcid.org/0000-0003-4929-0531"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Peng Liu","raw_affiliation_strings":["Department Information Science and Electrical Engineering, State Key Laboratory of Mathematical Engineering and Advanced Computing, Zhejiang University, China","Dept. Inf. Sci. & Elec. Eng., Zhejiang Univ., Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Information Science and Electrical Engineering, State Key Laboratory of Mathematical Engineering and Advanced Computing, Zhejiang University, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Dept. Inf. Sci. & Elec. Eng., Zhejiang Univ., Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043556165","display_name":"Qiaoyan Yu","orcid":"https://orcid.org/0000-0002-7232-8529"},"institutions":[{"id":"https://openalex.org/I161057412","display_name":"University of New Hampshire","ror":"https://ror.org/01rmh9n78","country_code":"US","type":"education","lineage":["https://openalex.org/I161057412"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qiaoyan Yu","raw_affiliation_strings":["Department Electrical and Computer Engineering, University of New Hampshire, Durham, NH, USA","Dept. Elec. & Comp. Eng., Univ. of New Hampshire, Durham, NH, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department Electrical and Computer Engineering, University of New Hampshire, Durham, NH, USA","institution_ids":["https://openalex.org/I161057412"]},{"raw_affiliation_string":"Dept. Elec. & Comp. Eng., Univ. of New Hampshire, Durham, NH, USA","institution_ids":["https://openalex.org/I161057412"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.09073172,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"17","issue":null,"first_page":"1978","last_page":"1981"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.6259649991989136},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5367516279220581},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5234101414680481},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5206260085105896},{"id":"https://openalex.org/keywords/pmos-logic","display_name":"PMOS logic","score":0.5184407234191895},{"id":"https://openalex.org/keywords/resistor","display_name":"Resistor","score":0.4970567524433136},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.4962635636329651},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4816914498806},{"id":"https://openalex.org/keywords/cascode","display_name":"Cascode","score":0.45112600922584534},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4452061057090759},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.4328390955924988},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.42119094729423523},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4141547381877899},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3850851058959961},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.32573187351226807}],"concepts":[{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.6259649991989136},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5367516279220581},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5234101414680481},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5206260085105896},{"id":"https://openalex.org/C27050352","wikidata":"https://www.wikidata.org/wiki/Q173605","display_name":"PMOS logic","level":4,"score":0.5184407234191895},{"id":"https://openalex.org/C137488568","wikidata":"https://www.wikidata.org/wiki/Q5321","display_name":"Resistor","level":3,"score":0.4970567524433136},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.4962635636329651},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4816914498806},{"id":"https://openalex.org/C2775946640","wikidata":"https://www.wikidata.org/wiki/Q1735017","display_name":"Cascode","level":4,"score":0.45112600922584534},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4452061057090759},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.4328390955924988},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.42119094729423523},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4141547381877899},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3850851058959961},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.32573187351226807},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572257","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572257","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1509667162","https://openalex.org/W2082717069","https://openalex.org/W2102653533","https://openalex.org/W2110022562","https://openalex.org/W2121895605","https://openalex.org/W2126340693","https://openalex.org/W2131027063","https://openalex.org/W2132832938","https://openalex.org/W2156566689","https://openalex.org/W2159745870","https://openalex.org/W6630463557"],"related_works":["https://openalex.org/W2329027418","https://openalex.org/W2045827107","https://openalex.org/W4388937252","https://openalex.org/W1981294195","https://openalex.org/W2787979264","https://openalex.org/W3200906996","https://openalex.org/W2284990248","https://openalex.org/W3107559600","https://openalex.org/W3116174323","https://openalex.org/W2295523604"],"abstract_inverted_index":{"Serial":[0],"communication":[1,5],"facilitates":[2],"the":[3,13,21,28,31,33,45,50,53,55,85,89,97],"high-speed":[4],"in":[6,30,52],"gigascale":[7],"systems.":[8],"Serializer":[9],"designs":[10],"typically":[11],"use":[12],"current-mode":[14,35],"logic":[15,36,65],"to":[16,43,93,96],"achieve":[17],"high":[18],"speed":[19],"at":[20],"cost":[22],"of":[23],"large":[24],"power":[25,46],"consumption.":[26],"For":[27,49],"latches":[29],"serializer,":[32,54],"power-hungry":[34],"is":[37,61],"replaced":[38],"with":[39,63,71],"differential":[40,57],"cascaded":[41],"pass-gate":[42,64],"reduce":[44],"and":[47,75],"delay.":[48],"selectors":[51],"conventional":[56,98],"cascode":[58],"voltage":[59],"switch":[60],"modified":[62],"by":[66,91],"replacing":[67],"a":[68,72],"PMOS":[69],"load":[70,74],"resistor":[73],"adding":[76],"an":[77],"inductive":[78],"peaking":[79],"structure.":[80],"Simulation":[81],"results":[82],"show":[83],"that":[84],"proposed":[86],"method":[87],"reduces":[88],"power-delay-product":[90],"up":[92],"70%,":[94],"compared":[95],"current-mode-logic-based":[99],"serializer.":[100]},"counts_by_year":[{"year":2019,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}