{"id":"https://openalex.org/W2022168092","doi":"https://doi.org/10.1109/iscas.2013.6572212","title":"A multilevel fingerprinting method for FPGA IP protection","display_name":"A multilevel fingerprinting method for FPGA IP protection","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2022168092","doi":"https://doi.org/10.1109/iscas.2013.6572212","mag":"2022168092"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091246526","display_name":"Tingyuan Nie","orcid":"https://orcid.org/0000-0003-2150-303X"},"institutions":[{"id":"https://openalex.org/I44468530","display_name":"Qingdao University of Technology","ror":"https://ror.org/01qzc0f54","country_code":"CN","type":"education","lineage":["https://openalex.org/I44468530"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tingyuan Nie","raw_affiliation_strings":["Communication and Electronic Engineering Institute, Qingdao Technological University, Qingdao, China","Commun. & Electron. Eng. Inst., Qingdao Technol. Univ., Qingdao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication and Electronic Engineering Institute, Qingdao Technological University, Qingdao, China","institution_ids":["https://openalex.org/I44468530"]},{"raw_affiliation_string":"Commun. & Electron. Eng. Inst., Qingdao Technol. Univ., Qingdao, China","institution_ids":["https://openalex.org/I44468530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100606146","display_name":"Yansheng Li","orcid":"https://orcid.org/0000-0001-6365-0447"},"institutions":[{"id":"https://openalex.org/I44468530","display_name":"Qingdao University of Technology","ror":"https://ror.org/01qzc0f54","country_code":"CN","type":"education","lineage":["https://openalex.org/I44468530"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yansheng Li","raw_affiliation_strings":["Communication and Electronic Engineering Institute, Qingdao Technological University, Qingdao, China","Commun. & Electron. Eng. Inst., Qingdao Technol. Univ., Qingdao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication and Electronic Engineering Institute, Qingdao Technological University, Qingdao, China","institution_ids":["https://openalex.org/I44468530"]},{"raw_affiliation_string":"Commun. & Electron. Eng. Inst., Qingdao Technol. Univ., Qingdao, China","institution_ids":["https://openalex.org/I44468530"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000437884","display_name":"Lijian Zhou","orcid":"https://orcid.org/0000-0001-6975-1732"},"institutions":[{"id":"https://openalex.org/I44468530","display_name":"Qingdao University of Technology","ror":"https://ror.org/01qzc0f54","country_code":"CN","type":"education","lineage":["https://openalex.org/I44468530"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Lijian Zhou","raw_affiliation_strings":["Communication and Electronic Engineering Institute, Qingdao Technological University, Qingdao, China","Commun. & Electron. Eng. Inst., Qingdao Technol. Univ., Qingdao, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communication and Electronic Engineering Institute, Qingdao Technological University, Qingdao, China","institution_ids":["https://openalex.org/I44468530"]},{"raw_affiliation_string":"Commun. & Electron. Eng. Inst., Qingdao Technol. Univ., Qingdao, China","institution_ids":["https://openalex.org/I44468530"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032303706","display_name":"Masahiko Toyonaga","orcid":null},"institutions":[{"id":"https://openalex.org/I77063589","display_name":"K\u014dchi University","ror":"https://ror.org/01xxp6985","country_code":"JP","type":"education","lineage":["https://openalex.org/I77063589"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiko Toyonaga","raw_affiliation_strings":["Department of Information Science, Kochi University, Kochi, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Information Science, Kochi University, Kochi, Japan","institution_ids":["https://openalex.org/I77063589"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.076,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75060289,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"38","issue":null,"first_page":"1789","last_page":"1792"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9941999912261963,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.847068190574646},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7843798398971558},{"id":"https://openalex.org/keywords/bitstream","display_name":"Bitstream","score":0.6817166209220886},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.638414204120636},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.6164249777793884},{"id":"https://openalex.org/keywords/digital-watermarking","display_name":"Digital watermarking","score":0.5740762948989868},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.4725120961666107},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43389713764190674},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3621973395347595},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13481172919273376},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.08835995197296143},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.0815076231956482}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.847068190574646},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7843798398971558},{"id":"https://openalex.org/C136695289","wikidata":"https://www.wikidata.org/wiki/Q415568","display_name":"Bitstream","level":3,"score":0.6817166209220886},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.638414204120636},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.6164249777793884},{"id":"https://openalex.org/C150817343","wikidata":"https://www.wikidata.org/wiki/Q875932","display_name":"Digital watermarking","level":3,"score":0.5740762948989868},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.4725120961666107},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43389713764190674},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3621973395347595},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13481172919273376},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.08835995197296143},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0815076231956482},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572212","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572212","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1539524267","https://openalex.org/W1577961418","https://openalex.org/W1984615415","https://openalex.org/W1986199670","https://openalex.org/W1991079443","https://openalex.org/W2070560925","https://openalex.org/W2076978869","https://openalex.org/W2108987401","https://openalex.org/W2114336390","https://openalex.org/W2121640646","https://openalex.org/W2133805235","https://openalex.org/W2134942954","https://openalex.org/W2140345173","https://openalex.org/W2171734454","https://openalex.org/W2406178188","https://openalex.org/W4239545765"],"related_works":["https://openalex.org/W2170314243","https://openalex.org/W2119179026","https://openalex.org/W2794947590","https://openalex.org/W2114971758","https://openalex.org/W3127435654","https://openalex.org/W2919561762","https://openalex.org/W4394766506","https://openalex.org/W3009852985","https://openalex.org/W3217774925","https://openalex.org/W4200122249"],"abstract_inverted_index":{"With":[0],"the":[1,20,38,60,72,85,112],"increasing":[2],"risk":[3],"of":[4,19,105,126],"IP":[5,39,57,86,98,127],"reuse":[6],"in":[7],"System":[8],"on":[9],"Chip":[10],"(SoC)":[11],"design,":[12],"intellectual":[13],"property":[14],"(IP)":[15],"techniques":[16],"becomes":[17],"one":[18],"most":[21],"important":[22],"issues.":[23],"Compare":[24],"with":[25],"watermarking,":[26],"fingerprinting":[27,54],"is":[28,34,88,100],"a":[29,52,75,91,122],"more":[30],"effective":[31],"method":[32,55,113],"because":[33],"not":[35],"only":[36],"protects":[37],"owner's":[40],"benefits":[41],"but":[42],"also":[43],"user's":[44],"rights.":[45],"In":[46,59],"this":[47],"paper,":[48],"we":[49,69],"firstly":[50],"propose":[51],"multilevel":[53],"for":[56],"protection.":[58],"typical":[61],"field":[62],"programmable":[63],"gate":[64],"array":[65],"(FPGA)":[66],"design":[67,77],"flow,":[68],"first":[70],"embed":[71],"watermarks":[73],"into":[74,90,103],"FPGA":[76],"at":[78],"netlist":[79],"level":[80],"by":[81],"manipulating":[82],"LUTs.":[83],"When":[84],"core":[87],"compiled":[89],"bitstream":[92],"file,":[93],"an":[94],"individual":[95],"fingerprint":[96],"from":[97],"user":[99],"then":[101],"embedded":[102],"margin":[104],"FPGA.":[106],"The":[107],"experimental":[108],"results":[109],"show":[110],"that":[111],"has":[114],"low":[115],"resource":[116],"and":[117,129],"timing":[118],"overhead,":[119],"while":[120],"proves":[121],"strong":[123],"certificate":[124],"both":[125],"owner":[128],"users.":[130]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}