{"id":"https://openalex.org/W2030277168","doi":"https://doi.org/10.1109/iscas.2013.6572194","title":"An analytical model of the overshooting effect for multiple-input gates in nanometer technologies","display_name":"An analytical model of the overshooting effect for multiple-input gates in nanometer technologies","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2030277168","doi":"https://doi.org/10.1109/iscas.2013.6572194","mag":"2030277168"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101945600","display_name":"Li Ding","orcid":"https://orcid.org/0000-0001-6367-0333"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Li Ding","raw_affiliation_strings":["Graduate School of Information, Production and Systems, Waseda University, Japan","Grad. Sch. of Inf., Production & Syst., WASEDA Univ., Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Grad. Sch. of Inf., Production & Syst., WASEDA Univ., Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100378412","display_name":"Jing Wang","orcid":"https://orcid.org/0000-0001-9856-2092"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Jing Wang","raw_affiliation_strings":["Graduate School of Information, Production and Systems, Waseda University, Japan","Grad. Sch. of Inf., Production & Syst., WASEDA Univ., Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Grad. Sch. of Inf., Production & Syst., WASEDA Univ., Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075175558","display_name":"Zhangcai Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Zhangcai Huang","raw_affiliation_strings":["Graduate School of Information, Production and Systems, Waseda University, Japan","Grad. Sch. of Inf., Production & Syst., WASEDA Univ., Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Grad. Sch. of Inf., Production & Syst., WASEDA Univ., Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108528404","display_name":"Atsushi Kurokawa","orcid":null},"institutions":[{"id":"https://openalex.org/I146516829","display_name":"Hirosaki University","ror":"https://ror.org/02syg0q74","country_code":"JP","type":"education","lineage":["https://openalex.org/I146516829"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Atsushi Kurokawa","raw_affiliation_strings":["Graduate School of Science and Technology, Hirosaki University, Hirosaki, Japan","Grad. Sch. of Sci. & Technol., Hirosaki Univ., Hirosaki, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Science and Technology, Hirosaki University, Hirosaki, Japan","institution_ids":["https://openalex.org/I146516829"]},{"raw_affiliation_string":"Grad. Sch. of Sci. & Technol., Hirosaki Univ., Hirosaki, Japan","institution_ids":["https://openalex.org/I146516829"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101466993","display_name":"Yasuaki Inoue","orcid":"https://orcid.org/0009-0002-8947-0633"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yasuaki Inoue","raw_affiliation_strings":["Graduate School of Information, Production and Systems, Waseda University, Japan","Grad. Sch. of Inf., Production & Syst., WASEDA Univ., Kitakyushu, Japan"],"affiliations":[{"raw_affiliation_string":"Graduate School of Information, Production and Systems, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Grad. Sch. of Inf., Production & Syst., WASEDA Univ., Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5101945600"],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.0939014,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1712","last_page":"1715"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.86070716381073},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7768537998199463},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.707694947719574},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.5963373780250549},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5792254209518433},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5369327664375305},{"id":"https://openalex.org/keywords/coupling","display_name":"Coupling (piping)","score":0.5055959224700928},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5047050714492798},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4598466157913208},{"id":"https://openalex.org/keywords/nanometre","display_name":"Nanometre","score":0.43869125843048096},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3302030861377716},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2955783009529114},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.288467139005661},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2637508511543274},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1944417655467987}],"concepts":[{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.86070716381073},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7768537998199463},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.707694947719574},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.5963373780250549},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5792254209518433},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5369327664375305},{"id":"https://openalex.org/C131584629","wikidata":"https://www.wikidata.org/wiki/Q4308705","display_name":"Coupling (piping)","level":2,"score":0.5055959224700928},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5047050714492798},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4598466157913208},{"id":"https://openalex.org/C77066764","wikidata":"https://www.wikidata.org/wiki/Q178674","display_name":"Nanometre","level":2,"score":0.43869125843048096},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3302030861377716},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2955783009529114},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.288467139005661},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2637508511543274},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1944417655467987},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C120665830","wikidata":"https://www.wikidata.org/wiki/Q14620","display_name":"Optics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572194","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572194","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W2006044013","https://openalex.org/W2037660306","https://openalex.org/W2098352262","https://openalex.org/W2099825461","https://openalex.org/W2118477157","https://openalex.org/W2134838288","https://openalex.org/W2150316228","https://openalex.org/W2150731325","https://openalex.org/W2162524028"],"related_works":["https://openalex.org/W2945285759","https://openalex.org/W2798321569","https://openalex.org/W2057436168","https://openalex.org/W2615278662","https://openalex.org/W1989032443","https://openalex.org/W2228479887","https://openalex.org/W3099527205","https://openalex.org/W2063790534","https://openalex.org/W3070941884","https://openalex.org/W2331195664"],"abstract_inverted_index":{"The":[0,42],"overshooting":[1,37],"effect,":[2],"which":[3],"is":[4,32,45],"induced":[5],"by":[6],"the":[7,20,36],"input-to-output":[8],"coupling":[9],"capacitance,":[10],"has":[11],"an":[12,28],"significant":[13],"effect":[14],"on":[15],"CMOS":[16,23],"gate":[17],"delay":[18],"with":[19,51],"scaling":[21],"of":[22,39],"technology.":[24],"In":[25],"this":[26],"paper,":[27],"effective":[29],"analytical":[30],"model":[31,44],"proposed":[33,43],"to":[34],"calculate":[35],"time":[38],"multiple-input":[40],"gates.":[41],"verified":[46],"having":[47],"a":[48],"good":[49],"agreement":[50],"SPICE":[52],"simulation":[53],"results.":[54]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}