{"id":"https://openalex.org/W2046677459","doi":"https://doi.org/10.1109/iscas.2013.6572184","title":"High-performance multiplierless transform architecture for HEVC","display_name":"High-performance multiplierless transform architecture for HEVC","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2046677459","doi":"https://doi.org/10.1109/iscas.2013.6572184","mag":"2046677459"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5103291374","display_name":"Wenjun Zhao","orcid":null},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Wenjun Zhao","raw_affiliation_strings":["Department of Information Systems Engineering, School of Information Science and Technology, Osaka University, Suita, Osaka, Japan","Sch. of Inf. Sci. & Tech., Dept. of Inf. Syst. Eng., Osaka Univ., Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information Systems Engineering, School of Information Science and Technology, Osaka University, Suita, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Sch. of Inf. Sci. & Tech., Dept. of Inf. Syst. Eng., Osaka Univ., Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061693379","display_name":"Takao Onoye","orcid":"https://orcid.org/0000-0002-1894-2448"},"institutions":[{"id":"https://openalex.org/I98285908","display_name":"Osaka University","ror":"https://ror.org/035t8zc32","country_code":"JP","type":"education","lineage":["https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takao Onoye","raw_affiliation_strings":["Department of Information Systems Engineering, School of Information Science and Technology, Osaka University, Suita, Osaka, Japan","Sch. of Inf. Sci. & Tech., Dept. of Inf. Syst. Eng., Osaka Univ., Suita, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Information Systems Engineering, School of Information Science and Technology, Osaka University, Suita, Osaka, Japan","institution_ids":["https://openalex.org/I98285908"]},{"raw_affiliation_string":"Sch. of Inf. Sci. & Tech., Dept. of Inf. Syst. Eng., Osaka Univ., Suita, Japan","institution_ids":["https://openalex.org/I98285908"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102012853","display_name":"Tian Song","orcid":"https://orcid.org/0000-0003-4017-0074"},"institutions":[{"id":"https://openalex.org/I922474255","display_name":"Tokushima University","ror":"https://ror.org/044vy1d05","country_code":"JP","type":"education","lineage":["https://openalex.org/I922474255"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tian Song","raw_affiliation_strings":["Department of Electrical and Electronic Engineering, School of Engineering, Tokushima University, Tokushima, Japan","Sch. of Eng., Dept. of Electr. & Electron. Eng., Tokushima Univ., Tokushima, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronic Engineering, School of Engineering, Tokushima University, Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]},{"raw_affiliation_string":"Sch. of Eng., Dept. of Electr. & Electron. Eng., Tokushima Univ., Tokushima, Japan","institution_ids":["https://openalex.org/I922474255"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5103291374"],"corresponding_institution_ids":["https://openalex.org/I98285908"],"apc_list":null,"apc_paid":null,"fwci":5.4265,"has_fulltext":false,"cited_by_count":44,"citation_normalized_percentile":{"value":0.96216469,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1668","last_page":"1671"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7607579231262207},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6398947238922119},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.6233629584312439},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5420911908149719},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.5165878534317017},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5146945118904114},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.43591535091400146},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.41821861267089844},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3730916678905487},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27757662534713745},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11077341437339783}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7607579231262207},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6398947238922119},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.6233629584312439},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5420911908149719},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.5165878534317017},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5146945118904114},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.43591535091400146},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.41821861267089844},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3730916678905487},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27757662534713745},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11077341437339783},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572184","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572184","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W1983730130","https://openalex.org/W2089133289","https://openalex.org/W2979673094"],"related_works":["https://openalex.org/W2111241003","https://openalex.org/W4283025278","https://openalex.org/W1967938402","https://openalex.org/W2134640991","https://openalex.org/W2386041993","https://openalex.org/W3027318491","https://openalex.org/W1608572506","https://openalex.org/W2160474882","https://openalex.org/W1979789826","https://openalex.org/W1986774039"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,29,52,116],"high-performance":[4],"multiplierless":[5],"VLSI":[6],"architecture":[7,26,129],"for":[8],"the":[9,13,45,74,79,84,92,127,138],"transform":[10,32,55],"applied":[11],"in":[12],"emerging":[14],"video":[15,113],"coding":[16],"standard-High":[17],"Efficiency":[18],"Video":[19],"Coding":[20],"(HEVC)":[21],"is":[22,125,130,137],"presented.":[23],"The":[24],"proposed":[25,80,128],"can":[27,82,105],"support":[28,106],"variety":[30],"of":[31,51,109],"sizes":[33],"from":[34],"4\u00d74":[35],"to":[36],"32\u00d732,":[37],"and":[38,61,68],"some":[39],"simplification":[40],"strategies":[41],"are":[42],"adopted":[43],"during":[44],"implementation,":[46],"such":[47],"as":[48],"reusing":[49],"part":[50],"larger":[53],"sized":[54],"structure":[56],"reused":[57],"by":[58,64],"smaller":[59],"ones,":[60],"turning":[62],"multiplications":[63],"constant":[65],"into":[66],"shift":[67],"sum":[69],"operations.":[70],"Synthesis":[71],"results":[72,98],"on":[73],"FPGA":[75],"platform":[76],"indicate":[77],"that":[78,103],"design":[81],"double":[83],"throughput":[85,121],"compared":[86],"with":[87,90],"previous":[88,139],"work,":[89],"almost":[91,131],"same":[93],"hardware":[94],"cost.":[95],"Moreover,":[96],"synthesis":[97],"under":[99],"45nm":[100],"technology":[101],"show":[102],"it":[104],"real-time":[107],"processing":[108],"4Kx2K":[110],"(4096\u00d72048,":[111],"30fps)":[112],"sequences.":[114],"When":[115],"comparison":[117],"index":[118],"called":[119],"\u201cdata":[120],"per":[122],"unit":[123],"area\u201d":[124],"adopted,":[126],"five":[132],"times":[133],"more":[134],"efficient":[135],"than":[136],"design.":[140]},"counts_by_year":[{"year":2025,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":6},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":6},{"year":2016,"cited_by_count":8},{"year":2015,"cited_by_count":6},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}