{"id":"https://openalex.org/W1999834933","doi":"https://doi.org/10.1109/iscas.2013.6572172","title":"A spiking-neuron collective analog adder with scalable precision","display_name":"A spiking-neuron collective analog adder with scalable precision","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W1999834933","doi":"https://doi.org/10.1109/iscas.2013.6572172","mag":"1999834933"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081901594","display_name":"Sung Sik Woo","orcid":"https://orcid.org/0000-0003-2863-7452"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sung Sik Woo","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA","[Dept. of Electr. Eng. & Comput. Sci., Massachusetts Inst. of Technol., Cambridge, MA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"[Dept. of Electr. Eng. & Comput. Sci., Massachusetts Inst. of Technol., Cambridge, MA, USA]","institution_ids":["https://openalex.org/I63966007"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009252030","display_name":"Rahul Sarpeshkar","orcid":"https://orcid.org/0000-0002-5975-0004"},"institutions":[{"id":"https://openalex.org/I63966007","display_name":"Massachusetts Institute of Technology","ror":"https://ror.org/042nb2s44","country_code":"US","type":"education","lineage":["https://openalex.org/I63966007"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rahul Sarpeshkar","raw_affiliation_strings":["Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA","[Dept. of Electr. Eng. & Comput. Sci., Massachusetts Inst. of Technol., Cambridge, MA, USA]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA, USA","institution_ids":["https://openalex.org/I63966007"]},{"raw_affiliation_string":"[Dept. of Electr. Eng. & Comput. Sci., Massachusetts Inst. of Technol., Cambridge, MA, USA]","institution_ids":["https://openalex.org/I63966007"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081901594"],"corresponding_institution_ids":["https://openalex.org/I63966007"],"apc_list":null,"apc_paid":null,"fwci":0.9458,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.77631622,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1620","last_page":"1623"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.7689372301101685},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7672683000564575},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.745891273021698},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6747670769691467},{"id":"https://openalex.org/keywords/analog-computer","display_name":"Analog computer","score":0.5890186429023743},{"id":"https://openalex.org/keywords/analog-device","display_name":"Analog device","score":0.48794883489608765},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.4619491696357727},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4512440860271454},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.36040836572647095},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.35206079483032227},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3307848572731018},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.33042627573013306},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3233581781387329},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3231969475746155},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.18981221318244934},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11807981133460999}],"concepts":[{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.7689372301101685},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7672683000564575},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.745891273021698},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6747670769691467},{"id":"https://openalex.org/C90915687","wikidata":"https://www.wikidata.org/wiki/Q63759","display_name":"Analog computer","level":2,"score":0.5890186429023743},{"id":"https://openalex.org/C90711627","wikidata":"https://www.wikidata.org/wiki/Q3742408","display_name":"Analog device","level":4,"score":0.48794883489608765},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.4619491696357727},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4512440860271454},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.36040836572647095},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.35206079483032227},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3307848572731018},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.33042627573013306},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3233581781387329},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3231969475746155},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.18981221318244934},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11807981133460999},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572172","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572172","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5799999833106995,"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2125010820","https://openalex.org/W2133877521","https://openalex.org/W2168998384","https://openalex.org/W4206315045"],"related_works":["https://openalex.org/W1967483942","https://openalex.org/W1987033534","https://openalex.org/W4383340353","https://openalex.org/W2054763705","https://openalex.org/W4234945196","https://openalex.org/W2109909498","https://openalex.org/W1984440678","https://openalex.org/W3111330318","https://openalex.org/W2040573198","https://openalex.org/W2181833778"],"abstract_inverted_index":{"Although":[0],"neurons":[1],"function":[2],"with":[3,16,61],"locally":[4],"imprecise":[5],"analog":[6,35,76,88,106],"computational":[7],"units,":[8],"they":[9],"can":[10,78],"collectively":[11,46,79],"interact":[12,37,80],"to":[13,45,49,81],"achieve":[14],"computations":[15],"high":[17,23],"complexity,":[18],"low":[19],"error":[20],"rate,":[21],"or":[22],"precision.":[24,51],"In":[25],"this":[26],"work,":[27],"we":[28,59,70],"show":[29,71],"how":[30],"many":[31],"moderately":[32],"precise":[33,75,111],"integrate-and-fire":[34],"units":[36,77],"via":[38,92],"the":[39,87],"mechanism":[40],"of":[41],"a":[42,55,65,101],"spiking":[43],"`carry'":[44],"add":[47],"numbers":[48],"arbitrary":[50],"For":[52],"example,":[53],"in":[54,64,86],"proof-of-concept":[56],"implementation":[57],"that":[58,72,108],"implemented":[60],"chips":[62],"built":[63],"0.5":[66],"\u03bcm":[67],"CMOS":[68],"process,":[69],"four":[73],"4-bit":[74],"implement":[82],"16-bit-precise":[83],"addition.":[84],"Errors":[85],"computation":[89,107,116],"are":[90],"minimized":[91],"novel":[93],"time-based":[94],"calibration":[95],"techniques.":[96],"Our":[97],"work":[98],"may":[99],"lay":[100],"foundation":[102],"for":[103],"future":[104],"collective":[105],"is":[109,117],"arbitrarily":[110],"just":[112],"as":[113],"current":[114],"digital":[115],"today.":[118]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}