{"id":"https://openalex.org/W1994484765","doi":"https://doi.org/10.1109/iscas.2013.6572125","title":"Concurrent faulty clock detection for crypto circuits against clock glitch based DFA","display_name":"Concurrent faulty clock detection for crypto circuits against clock glitch based DFA","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W1994484765","doi":"https://doi.org/10.1109/iscas.2013.6572125","mag":"1994484765"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025085917","display_name":"Hiroaki Igarashi","orcid":"https://orcid.org/0000-0002-8770-2181"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroaki Igarashi","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Japan","Dept. of Comput. Sci. & Eng., Waseda Univ., Kitakyushu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Waseda Univ., Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056061175","display_name":"Youhua Shi","orcid":"https://orcid.org/0000-0002-1473-9776"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Youhua Shi","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Japan","Dept. of Comput. Sci. & Eng., Waseda Univ., Kitakyushu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Waseda Univ., Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061982025","display_name":"Masao Yanagisawa","orcid":"https://orcid.org/0000-0002-5168-3214"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masao Yanagisawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Japan","Dept. of Comput. Sci. & Eng., Waseda Univ., Kitakyushu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Waseda Univ., Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5087516286","display_name":"Nozomu Togawa","orcid":"https://orcid.org/0000-0003-3400-3587"},"institutions":[{"id":"https://openalex.org/I150744194","display_name":"Waseda University","ror":"https://ror.org/00ntfnx83","country_code":"JP","type":"education","lineage":["https://openalex.org/I150744194"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Nozomu Togawa","raw_affiliation_strings":["Department of Computer Science and Engineering, Waseda University, Japan","Dept. of Comput. Sci. & Eng., Waseda Univ., Kitakyushu, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Waseda University, Japan","institution_ids":["https://openalex.org/I150744194"]},{"raw_affiliation_string":"Dept. of Comput. Sci. & Eng., Waseda Univ., Kitakyushu, Japan","institution_ids":["https://openalex.org/I150744194"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I150744194"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1432","last_page":"1435"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/glitch","display_name":"Glitch","score":0.9414454698562622},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.708372950553894},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7048609256744385},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6973792910575867},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.6262837648391724},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5743893980979919},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.5262804627418518},{"id":"https://openalex.org/keywords/clock-drift","display_name":"Clock drift","score":0.5193061232566833},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.502655029296875},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.49434685707092285},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.47661080956459045},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.4665749967098236},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.429416298866272},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3825637400150299},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.34003692865371704},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.3308390974998474},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.32717224955558777},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.31358787417411804},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.23734265565872192},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15877604484558105},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.10293063521385193},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.09169366955757141}],"concepts":[{"id":"https://openalex.org/C191287063","wikidata":"https://www.wikidata.org/wiki/Q543281","display_name":"Glitch","level":3,"score":0.9414454698562622},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.708372950553894},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7048609256744385},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6973792910575867},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.6262837648391724},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5743893980979919},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.5262804627418518},{"id":"https://openalex.org/C155837451","wikidata":"https://www.wikidata.org/wiki/Q1069144","display_name":"Clock drift","level":5,"score":0.5193061232566833},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.502655029296875},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.49434685707092285},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.47661080956459045},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.4665749967098236},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.429416298866272},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3825637400150299},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.34003692865371704},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.3308390974998474},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.32717224955558777},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.31358787417411804},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.23734265565872192},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15877604484558105},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.10293063521385193},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.09169366955757141},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572125","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572125","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G2164143342","display_name":"Abstract LSI model and Its Associated Low-energy Integrated LSI Design Methodology","funder_award_id":"25280017","funder_id":"https://openalex.org/F4320334764","funder_display_name":"Japan Society for the Promotion of Science"}],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W172000273","https://openalex.org/W2134210284","https://openalex.org/W2147694198","https://openalex.org/W2169957670","https://openalex.org/W2170489924"],"related_works":["https://openalex.org/W4231008241","https://openalex.org/W2125201667","https://openalex.org/W1662010573","https://openalex.org/W2188309737","https://openalex.org/W3006003651","https://openalex.org/W60672686","https://openalex.org/W2163637408","https://openalex.org/W2520965597","https://openalex.org/W2787237207","https://openalex.org/W2617666058"],"abstract_inverted_index":{"In":[0,22],"this":[1],"paper,":[2],"a":[3,26,43],"concurrent":[4],"faulty":[5],"clock":[6,15,45,66],"detection":[7],"method":[8,62],"is":[9,31,75,79],"proposed":[10,24,61],"for":[11],"crypto":[12],"circuits":[13],"against":[14],"glitch":[16,46,67],"based":[17,47,68],"differential":[18],"fault":[19],"analysis":[20],"(DFA).":[21],"the":[23,37,40,60,71],"method,":[25],"nonlogic":[27],"buffer-based":[28],"delay":[29,38,41],"chain":[30],"inserted,":[32],"and":[33,70],"then":[34],"by":[35],"monitoring":[36],"along":[39],"chain,":[42],"possible":[44],"DFA":[48],"can":[49,63],"be":[50],"detected.":[51],"Experimental":[52],"results":[53],"on":[54],"an":[55],"AES":[56],"circuit":[57],"show":[58],"that":[59,78],"successfully":[64],"detect":[65],"attacks,":[69],"required":[72],"area":[73],"overhead":[74],"only":[76],"0.47%":[77],"much":[80],"smaller":[81],"than":[82],"previous":[83],"works.":[84]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":3},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}