{"id":"https://openalex.org/W1965753101","doi":"https://doi.org/10.1109/iscas.2013.6572079","title":"An MTJ-based nonvolatile associative memory architecture with intelligent power-saving scheme for high-speed low-power recognition applications","display_name":"An MTJ-based nonvolatile associative memory architecture with intelligent power-saving scheme for high-speed low-power recognition applications","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W1965753101","doi":"https://doi.org/10.1109/iscas.2013.6572079","mag":"1965753101"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5083627030","display_name":"Yitao Ma","orcid":"https://orcid.org/0000-0003-4004-0245"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yitao Ma","raw_affiliation_strings":["Center for Interdisciplinary Research, Center for Spintronics Integrated Systems, Tohoku University, Sendai, Japan","Center for Interdiscipl. Res., Tohoku Univ., Sendai, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center for Interdisciplinary Research, Center for Spintronics Integrated Systems, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"Center for Interdiscipl. Res., Tohoku Univ., Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111565792","display_name":"Tadashi Shibata","orcid":null},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tadashi Shibata","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, University of Tokyo, Bunkyo, Tokyo, Japan","[Dept. of Electr. Eng. & Inf. Syst., Univ. of Tokyo, Tokyo, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, University of Tokyo, Bunkyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]},{"raw_affiliation_string":"[Dept. of Electr. Eng. & Inf. Syst., Univ. of Tokyo, Tokyo, Japan]","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083722186","display_name":"Tetsuo Endoh","orcid":"https://orcid.org/0000-0002-5583-3283"},"institutions":[{"id":"https://openalex.org/I201537933","display_name":"Tohoku University","ror":"https://ror.org/01dq60k83","country_code":"JP","type":"education","lineage":["https://openalex.org/I201537933"]},{"id":"https://openalex.org/I4210125833","display_name":"Spintronics Research Network of Japan","ror":"https://ror.org/03bbyax37","country_code":"JP","type":"facility","lineage":["https://openalex.org/I201537933","https://openalex.org/I203951103","https://openalex.org/I4210125833","https://openalex.org/I74801974","https://openalex.org/I98285908"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Tetsuo Endoh","raw_affiliation_strings":["Graduate School of Engineering, Center for Spintronics Integrated Systems, Tohoku University, Sendai, Japan","[Center for Spintronics Integrated Systems, Tohoku University, Sendai, Japan]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Graduate School of Engineering, Center for Spintronics Integrated Systems, Tohoku University, Sendai, Japan","institution_ids":["https://openalex.org/I201537933"]},{"raw_affiliation_string":"[Center for Spintronics Integrated Systems, Tohoku University, Sendai, Japan]","institution_ids":["https://openalex.org/I201537933","https://openalex.org/I4210125833"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.0265,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.84731862,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1248","last_page":"1251"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7572148442268372},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6349238157272339},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.6012229919433594},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5776605606079102},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5567218065261841},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5202354192733765},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5166780948638916},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5016059875488281},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.48081791400909424},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45614194869995117},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4428195655345917},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.39499107003211975},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38712430000305176},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3367976248264313},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23626714944839478},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.21045172214508057},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.18369540572166443},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10441619157791138}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7572148442268372},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6349238157272339},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.6012229919433594},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5776605606079102},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5567218065261841},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5202354192733765},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5166780948638916},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5016059875488281},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.48081791400909424},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45614194869995117},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4428195655345917},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.39499107003211975},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38712430000305176},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3367976248264313},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23626714944839478},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.21045172214508057},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.18369540572166443},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10441619157791138},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572079","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572079","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334764","display_name":"Japan Society for the Promotion of Science","ror":"https://ror.org/00hhkn466"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1987456813","https://openalex.org/W2007614029","https://openalex.org/W2060175859","https://openalex.org/W2084055120","https://openalex.org/W2096445739","https://openalex.org/W2112980946","https://openalex.org/W2124386111","https://openalex.org/W2130671509","https://openalex.org/W2161969291","https://openalex.org/W2162020806","https://openalex.org/W4244386272"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W2068933159","https://openalex.org/W2783549708","https://openalex.org/W3092470009","https://openalex.org/W2561621772","https://openalex.org/W1966442185","https://openalex.org/W3126087940","https://openalex.org/W2399345582","https://openalex.org/W4237548795"],"abstract_inverted_index":{"A":[0],"nonvolatile":[1,53],"associative":[2],"memory":[3,54,82],"architecture":[4,121,134],"based":[5],"on":[6],"the":[7,24,29,40,66,73,79,102,115,119,123,143],"Magnetic":[8],"Tunnel":[9],"Junction":[10],"(MTJ)":[11],"devices":[12],"has":[13,36,91,107],"been":[14,37,92,108],"proposed":[15,120],"for":[16,87,142],"high-speed":[17],"low-power":[18],"recognition.":[19],"In":[20],"order":[21],"to":[22,76,114,128,138],"reduce":[23],"power":[25,48,68,130],"dissipation":[26],"without":[27],"sacrificing":[28],"speed":[30,125],"performance,":[31],"an":[32],"intelligent":[33],"power-saving":[34],"scheme":[35],"developed":[38],"taking":[39],"advantage":[41],"of":[42,44,50],"non-volatility":[43],"MTJ":[45],"devices.":[46],"The":[47,84],"lines":[49],"4-Transistor":[51],"2-MTJ":[52],"cells":[55],"are":[56],"controlled":[57],"by":[58,110],"not":[59],"only":[60,77],"word":[61],"line":[62],"signals":[63,70],"but":[64],"also":[65,136],"internal":[67],"control":[69],"supplied":[71],"from":[72],"data-mask/power-gating":[74],"units":[75],"activate":[78],"currently":[80],"accessed":[81],"elements.":[83],"proof-of-concept":[85],"chip":[86,103],"128-dimension":[88],"data":[89,148],"vectors":[90],"designed":[93],"under":[94],"a":[95],"90-nm":[96],"5-metal":[97],"CMOS/MTJ":[98],"hybrid":[99],"technology,":[100],"and":[101,126],"operation":[104],"at":[105],"100MHz":[106],"verified":[109],"SPICE":[111],"simulation.":[112],"Compared":[113],"conventional":[116],"6T-SRAM":[117],"architecture,":[118],"achieves":[122],"higher":[124,146],"up":[127],"97%":[129],"reduction.":[131],"Moreover,":[132],"this":[133],"is":[135],"proved":[137],"be":[139],"particularly":[140],"suitable":[141],"applications":[144],"with":[145],"dimension":[147],"vectors.":[149]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}