{"id":"https://openalex.org/W2055752109","doi":"https://doi.org/10.1109/iscas.2013.6572034","title":"A simple analog CMOS design tool using transistor dimension-independent parameters","display_name":"A simple analog CMOS design tool using transistor dimension-independent parameters","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2055752109","doi":"https://doi.org/10.1109/iscas.2013.6572034","mag":"2055752109"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6572034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059276265","display_name":"Omar Abdelfattah","orcid":"https://orcid.org/0000-0001-8025-9212"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Omar Abdelfattah","raw_affiliation_strings":["Department of Electrical & Computer Engineering, McGill University, Montreal, Canada","Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110036129","display_name":"I. Shih","orcid":null},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Ishiang Shih","raw_affiliation_strings":["Department of Electrical & Computer Engineering, McGill University, Montreal, Canada","Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083312864","display_name":"Gordon W. Roberts","orcid":"https://orcid.org/0000-0002-4880-0272"},"institutions":[{"id":"https://openalex.org/I5023651","display_name":"McGill University","ror":"https://ror.org/01pxwe438","country_code":"CA","type":"education","lineage":["https://openalex.org/I5023651"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Gordon Roberts","raw_affiliation_strings":["Department of Electrical & Computer Engineering, McGill University, Montreal, Canada","Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, McGill University, Montreal, Canada","institution_ids":["https://openalex.org/I5023651"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., McGill Univ., Montreal, QC, Canada","institution_ids":["https://openalex.org/I5023651"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5023651"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1067","last_page":"1070"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7006980180740356},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6845124363899231},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.6823893785476685},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.647766649723053},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6382548213005066},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6305838227272034},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6099401116371155},{"id":"https://openalex.org/keywords/dimension","display_name":"Dimension (graph theory)","score":0.5515232682228088},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.526013970375061},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.5084370970726013},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.47678497433662415},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4760272800922394},{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.4465126395225525},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.4392673969268799},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3279721736907959},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2854025065898895},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.27017682790756226},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2130891978740692},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15717703104019165}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7006980180740356},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6845124363899231},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.6823893785476685},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.647766649723053},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6382548213005066},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6305838227272034},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6099401116371155},{"id":"https://openalex.org/C33676613","wikidata":"https://www.wikidata.org/wiki/Q13415176","display_name":"Dimension (graph theory)","level":2,"score":0.5515232682228088},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.526013970375061},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.5084370970726013},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.47678497433662415},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4760272800922394},{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.4465126395225525},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.4392673969268799},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3279721736907959},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2854025065898895},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.27017682790756226},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2130891978740692},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15717703104019165},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6572034","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6572034","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2129712034","https://openalex.org/W2134067926","https://openalex.org/W2167034725","https://openalex.org/W2171197391","https://openalex.org/W2475898412","https://openalex.org/W4237533301"],"related_works":["https://openalex.org/W2797744477","https://openalex.org/W2018560541","https://openalex.org/W4234364140","https://openalex.org/W2118902095","https://openalex.org/W1968332896","https://openalex.org/W2228479887","https://openalex.org/W3023960978","https://openalex.org/W1670079182","https://openalex.org/W2982364723","https://openalex.org/W1972185800"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"approach":[4,22,46],"to":[5],"fully":[6],"characterize":[7],"a":[8,15,24,39],"transistor":[9,32],"in":[10,81,114],"any":[11],"CMOS":[12],"technology":[13],"using":[14],"set":[16,40],"of":[17,26,41,52],"dimension-independent":[18],"parameters.":[19,43],"The":[20,44,66,103],"proposed":[21,45,99],"creates":[23],"layer":[25],"abstraction":[27],"that":[28],"circumvents":[29],"the":[30,49,53,75,82,87,98,109],"SPICE":[31],"model":[33],"complexity":[34],"and":[35,69,108],"replaces":[36],"it":[37],"with":[38,48],"normalized":[42],"combined":[47],"designer's":[50],"knowledge":[51],"circuit":[54,64,83,111],"operation":[55],"facilitates":[56],"solving":[57],"for":[58],"near":[59],"optimal,":[60,63],"if":[61],"not":[62],"behavior.":[65],"required":[67],"small":[68],"large-signal":[70],"behavior":[71],"is":[72,84],"achieved,":[73],"while":[74],"dc":[76],"biasing":[77],"at":[78,86],"each":[79],"node":[80],"defined":[85],"same":[88],"time.":[89],"A":[90],"simple":[91],"design":[92],"tool,":[93],"called":[94],"ACDNP,":[95],"based":[96],"on":[97],"concept":[100],"was":[101],"developed.":[102],"results":[104],"predicted":[105],"by":[106],"ACDNP":[107],"Spectre":[110],"simulator":[112],"are":[113],"excellent":[115],"agreement.":[116]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}