{"id":"https://openalex.org/W1971724125","doi":"https://doi.org/10.1109/iscas.2013.6571965","title":"Logic-on-logic partitioning techniques for 3-dimensional integrated circuits","display_name":"Logic-on-logic partitioning techniques for 3-dimensional integrated circuits","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W1971724125","doi":"https://doi.org/10.1109/iscas.2013.6571965","mag":"1971724125"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6571965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5071918425","display_name":"Gopi Neela","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gopi Neela","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, Marina Del Rey, USA","[Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, Marina Del Rey, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110567690","display_name":"Jeffrey Draper","orcid":null},"institutions":[{"id":"https://openalex.org/I1174212","display_name":"University of Southern California","ror":"https://ror.org/03taz7m60","country_code":"US","type":"education","lineage":["https://openalex.org/I1174212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jeffrey Draper","raw_affiliation_strings":["Information Sciences Institute, University of Southern California, Marina Del Rey, USA","[Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Information Sciences Institute, University of Southern California, Marina Del Rey, USA","institution_ids":["https://openalex.org/I1174212"]},{"raw_affiliation_string":"[Inf. Sci. Inst., Univ. of Southern California, Marina del Rey, CA, USA]","institution_ids":["https://openalex.org/I1174212"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I1174212"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"789","last_page":"792"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6482354402542114},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6458374261856079},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5778313279151917},{"id":"https://openalex.org/keywords/resistor\u2013transistor-logic","display_name":"Resistor\u2013transistor logic","score":0.5760930180549622},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5728618502616882},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5439786911010742},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5043035745620728},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4528617560863495},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.437790185213089},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.2841585576534271},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.22026494145393372},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1790667474269867},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.156002014875412}],"concepts":[{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6482354402542114},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6458374261856079},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5778313279151917},{"id":"https://openalex.org/C180405849","wikidata":"https://www.wikidata.org/wiki/Q173464","display_name":"Resistor\u2013transistor logic","level":5,"score":0.5760930180549622},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5728618502616882},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5439786911010742},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5043035745620728},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4528617560863495},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.437790185213089},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.2841585576534271},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.22026494145393372},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1790667474269867},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.156002014875412}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6571965","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571965","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8500000238418579}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W9557252","https://openalex.org/W1817545098","https://openalex.org/W1977873933","https://openalex.org/W2046574526","https://openalex.org/W2066115620","https://openalex.org/W2103398239","https://openalex.org/W2103704612","https://openalex.org/W2131014123","https://openalex.org/W2143807959","https://openalex.org/W2477942577","https://openalex.org/W6675308991"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2789662562","https://openalex.org/W2021357106","https://openalex.org/W3129977055","https://openalex.org/W2386022279","https://openalex.org/W2082591327","https://openalex.org/W2152533674","https://openalex.org/W2356714888","https://openalex.org/W2991771859","https://openalex.org/W2006855068"],"abstract_inverted_index":{"Diminishing":[0],"returns":[1],"from":[2,62],"transistor":[3],"scaling,":[4],"increasing":[5],"interconnect":[6],"delay,":[7],"and":[8,15,70,155,169],"the":[9,21,25,39,106,117,151,156],"need":[10],"for":[11,46,52,109,122,175],"high":[12,16],"device":[13],"density":[14],"energy":[17],"efficiency":[18],"are":[19,148],"pushing":[20],"semiconductor":[22],"industry":[23],"in":[24,82,163,172],"direction":[26],"of":[27,65,143,165],"3-dimensional":[28],"integrated":[29],"circuits":[30],"(3DICs).":[31],"A":[32],"homogeneously":[33],"integrated,":[34],"logic-on-logic":[35],"stacked":[36],"3DIC":[37,72],"has":[38],"potential":[40],"to":[41,75,90,99,131,167],"be":[42,129],"a":[43,63,71,101,120,144],"cost-effective":[44],"solution":[45],"these":[47],"challenges":[48],"as":[49,51,137],"well":[50],"chip":[53,173],"security.":[54],"However,":[55],"this":[56,83,177],"emerging":[57],"integration":[58],"platform":[59],"currently":[60],"suffers":[61],"lack":[64],"standard":[66],"CAD":[67],"tool":[68],"support":[69],"design":[73,87,95,157],"flow":[74],"build":[76,100,132],"efficient":[77],"3DICs.":[78,135],"The":[79],"work":[80],"presented":[81],"paper":[84],"proposes":[85],"new":[86],"partitioning":[88,111,153],"techniques":[89,104],"smartly":[91],"split":[92],"any":[93],"given":[94],"across":[96],"various":[97],"layers":[98],"3DIC.":[102],"These":[103],"reduce":[105],"search":[107],"space":[108],"optimal":[110],"by":[112],"several":[113],"times":[114],"depending":[115],"on":[116],"design.":[118,179],"Further,":[119],"\u201cdesign":[121],"3D\u201d":[123],"approach":[124],"is":[125],"introduced,":[126],"which":[127],"can":[128],"used":[130],"powerful":[133],"custom":[134],"Finally,":[136],"an":[138,161],"example,":[139],"two":[140],"different":[141],"3DICs":[142],"floating":[145],"point":[146],"unit":[147],"implemented":[149],"using":[150],"proposed":[152],"methods":[154],"flow.":[158],"Results":[159],"show":[160],"increase":[162],"speed":[164],"up":[166],"7%":[168],"41.5%":[170],"reduction":[171],"footprint":[174],"even":[176],"small":[178]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}