{"id":"https://openalex.org/W1983907502","doi":"https://doi.org/10.1109/iscas.2013.6571944","title":"Design of reliable 2×V<inf>DD</inf> and 3×V<inf>DD</inf> series-parallel charge pumps in nanoscale CMOS","display_name":"Design of reliable 2×V<inf>DD</inf> and 3×V<inf>DD</inf> series-parallel charge pumps in nanoscale CMOS","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W1983907502","doi":"https://doi.org/10.1109/iscas.2013.6571944","mag":"1983907502"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6571944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5043781938","display_name":"Yongtao Geng","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yongtao Geng","raw_affiliation_strings":["Integrated System Design Laboratory, University of Texas, Dallas, Richardson, TX, USA","Integrated Syst. Design Lab., Univ. of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated System Design Laboratory, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Integrated Syst. Design Lab., Univ. of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075708363","display_name":"Dongsheng Ma","orcid":null},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dongsheng Ma","raw_affiliation_strings":["Integrated System Design Laboratory, University of Texas, Dallas, Richardson, TX, USA","Integrated Syst. Design Lab., Univ. of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Integrated System Design Laboratory, University of Texas, Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]},{"raw_affiliation_string":"Integrated Syst. Design Lab., Univ. of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":0.8106,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.64296074,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"705","last_page":"708"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5631778240203857},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5253229141235352},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5154703259468079},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.49101021885871887},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4876919984817505},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.4760831892490387},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.45721885561943054},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4159570336341858},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4103016257286072},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.3521232604980469},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33153578639030457},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3235816955566406},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3011896014213562}],"concepts":[{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5631778240203857},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5253229141235352},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5154703259468079},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.49101021885871887},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4876919984817505},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.4760831892490387},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.45721885561943054},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4159570336341858},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4103016257286072},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.3521232604980469},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33153578639030457},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3235816955566406},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3011896014213562},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6571944","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571944","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8899999856948853,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W1972427123","https://openalex.org/W1992058386","https://openalex.org/W2052111554","https://openalex.org/W2099432139","https://openalex.org/W2134763392","https://openalex.org/W4249053697"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W4398198689","https://openalex.org/W2354365353","https://openalex.org/W1988437325","https://openalex.org/W2617868873","https://openalex.org/W2811287415","https://openalex.org/W3204141294","https://openalex.org/W2354835317","https://openalex.org/W4386230336","https://openalex.org/W4306968100"],"abstract_inverted_index":{"With":[0],"aggressive":[1],"CMOS":[2,110],"transistor":[3,9],"scaling,":[4],"reducing":[5],"the":[6,54,73,80,94,99,116],"risk":[7],"of":[8,65,125,138,144],"breakdown":[10],"has":[11],"been":[12],"becoming":[13],"paramount":[14],"in":[15,93],"nano-era":[16],"VLSI":[17],"circuit":[18],"designs.":[19],"The":[20],"paper":[21],"presents":[22],"design":[23,100],"techniques":[24],"and":[25,58,86,127,140],"considerations":[26],"on":[27],"achieving":[28],"reliable":[29,41],"high-voltage":[30],"series-parallel":[31],"charge":[32,118],"pumps.":[33],"It":[34],"adopts":[35],"a":[36,102,121,141],"stacked-MOSFET":[37],"structure":[38],"to":[39,52,130],"achieve":[40],"2\u00d7VDDand":[42],"3\u00d7VDDhigh-voltage":[43],"switching.":[44],"In":[45],"addition,":[46],"capacitor":[47],"voltages":[48],"are":[49],"efficiently":[50],"utilized":[51],"drive":[53],"power":[55,67],"switches":[56],"effectively":[57],"safely,":[59],"such":[60],"that":[61,115],"any":[62],"node-pair":[63],"voltage":[64,76,124],"MOSFET":[66],"switch":[68],"can":[69,89],"be":[70,90],"kept":[71],"within":[72],"rated":[74],"supply":[75,137],"(VDD),":[77],"defined":[78],"by":[79],"fabrication":[81],"process.":[82,111],"Furthermore,":[83],"over-voltage":[84],"stress":[85],"hot-carrier":[87],"degradation":[88],"overcome":[91],"even":[92],"transition":[95],"phases.":[96],"To":[97],"verify":[98],"concepts,":[101],"3\u00d7VDDcharge":[103],"pump":[104,119],"is":[105],"designed":[106],"with":[107,134],"IBM":[108],"130-nm":[109],"Simulation":[112],"results":[113],"demonstrate":[114],"proposed":[117],"provides":[120],"maximum":[122,142],"output":[123],"4.5V":[126],"delivers":[128],"up":[129],"200\u03bcA":[131],"load":[132],"current":[133],"an":[135],"input":[136],"1.6V":[139],"efficiency":[143],"81%.":[145]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}