{"id":"https://openalex.org/W2079450985","doi":"https://doi.org/10.1109/iscas.2013.6571930","title":"Live demonstration: High level software and hardware synthesis of dataflow programs","display_name":"Live demonstration: High level software and hardware synthesis of dataflow programs","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2079450985","doi":"https://doi.org/10.1109/iscas.2013.6571930","mag":"2079450985"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6571930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/188827","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033404153","display_name":"Endri Bezati","orcid":"https://orcid.org/0000-0003-3446-9838"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]},{"id":"https://openalex.org/I29607241","display_name":"\u00c9cole Normale Sup\u00e9rieure - PSL","ror":"https://ror.org/05a0dhs15","country_code":"FR","type":"funder","lineage":["https://openalex.org/I2746051580","https://openalex.org/I29607241"]}],"countries":["CH","FR"],"is_corresponding":true,"raw_author_name":"Endri Bezati","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Ecole Polytech. Fed. De Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytech. Fed. De Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I29607241"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007217771","display_name":"Ghislain Roquier","orcid":null},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]},{"id":"https://openalex.org/I29607241","display_name":"\u00c9cole Normale Sup\u00e9rieure - PSL","ror":"https://ror.org/05a0dhs15","country_code":"FR","type":"funder","lineage":["https://openalex.org/I2746051580","https://openalex.org/I29607241"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"Ghislain Roquier","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Ecole Polytech. Fed. De Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytech. Fed. De Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I29607241"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5013188524","display_name":"Marco Mattavelli","orcid":"https://orcid.org/0000-0002-7742-0332"},"institutions":[{"id":"https://openalex.org/I29607241","display_name":"\u00c9cole Normale Sup\u00e9rieure - PSL","ror":"https://ror.org/05a0dhs15","country_code":"FR","type":"funder","lineage":["https://openalex.org/I2746051580","https://openalex.org/I29607241"]},{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"Marco Mattavelli","raw_affiliation_strings":["Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","Ecole Polytech. Fed. De Lausanne, Lausanne, Switzerland"],"affiliations":[{"raw_affiliation_string":"Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"Ecole Polytech. Fed. De Lausanne, Lausanne, Switzerland","institution_ids":["https://openalex.org/I29607241"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033404153"],"corresponding_institution_ids":["https://openalex.org/I29607241","https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.137577,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"660","last_page":"660"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dataflow","display_name":"Dataflow","score":0.9498968124389648},{"id":"https://openalex.org/keywords/toolchain","display_name":"Toolchain","score":0.9267975091934204},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7741014361381531},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.7311840057373047},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6246263384819031},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.544485867023468},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.481960266828537},{"id":"https://openalex.org/keywords/hardware-description-language","display_name":"Hardware description language","score":0.4545513689517975},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.42249324917793274},{"id":"https://openalex.org/keywords/codec","display_name":"Codec","score":0.4188206195831299},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4152621328830719},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.41231709718704224},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34344324469566345}],"concepts":[{"id":"https://openalex.org/C96324660","wikidata":"https://www.wikidata.org/wiki/Q205446","display_name":"Dataflow","level":2,"score":0.9498968124389648},{"id":"https://openalex.org/C2777062904","wikidata":"https://www.wikidata.org/wiki/Q545406","display_name":"Toolchain","level":3,"score":0.9267975091934204},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7741014361381531},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.7311840057373047},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6246263384819031},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.544485867023468},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.481960266828537},{"id":"https://openalex.org/C42143788","wikidata":"https://www.wikidata.org/wiki/Q173341","display_name":"Hardware description language","level":3,"score":0.4545513689517975},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.42249324917793274},{"id":"https://openalex.org/C161765866","wikidata":"https://www.wikidata.org/wiki/Q184748","display_name":"Codec","level":2,"score":0.4188206195831299},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4152621328830719},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.41231709718704224},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34344324469566345}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2013.6571930","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571930","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},{"id":"pmh:oai:infoscience.epfl.ch:188827","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/188827","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:188827","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/188827","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.5199999809265137,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W1975491204","https://openalex.org/W2073876370"],"related_works":["https://openalex.org/W2052231622","https://openalex.org/W2887983008","https://openalex.org/W2461217932","https://openalex.org/W2220641111","https://openalex.org/W3206653210","https://openalex.org/W2134941280","https://openalex.org/W2079450985","https://openalex.org/W2088986602","https://openalex.org/W2156420848","https://openalex.org/W1956832902"],"abstract_inverted_index":{"This":[0,18,41],"paper":[1],"describes":[2],"and":[3],"demonstrates":[4],"a":[5,13,31,48,56,62],"tool":[6],"chain":[7],"which":[8],"enables":[9],"HW-SW":[10],"co-synthesis":[11],"from":[12],"single":[14],"high-level":[15,63],"dataflow":[16,64],"program.":[17],"toolchain":[19],"does":[20],"not":[21],"only":[22],"enable":[23],"rapid-prototyping":[24],"of":[25,38,55],"complex":[26],"designs,":[27],"but":[28],"also":[29],"provides":[30],"complete":[32],"system":[33],"integration":[34],"framework":[35,42],"including":[36],"synthesis":[37],"SW-HW":[39],"interconnect.":[40],"minimizes":[43],"the":[44],"designer":[45],"efforts":[46],"for":[47],"low":[49],"level":[50],"implementation.":[51],"A":[52],"co-design":[53],"example":[54],"JPEG":[57],"codec":[58],"is":[59],"demonstrated":[60],"using":[61],"language,":[65],"named":[66],"CAL.":[67]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}