{"id":"https://openalex.org/W2032475298","doi":"https://doi.org/10.1109/iscas.2013.6571853","title":"Low power sub-threshold asynchronous QDI Static Logic Transistor-level Implementation (SLTI) 32-bit ALU","display_name":"Low power sub-threshold asynchronous QDI Static Logic Transistor-level Implementation (SLTI) 32-bit ALU","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2032475298","doi":"https://doi.org/10.1109/iscas.2013.6571853","mag":"2032475298"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6571853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014926180","display_name":"Weng\u2010Geng Ho","orcid":"https://orcid.org/0000-0002-0589-3480"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Weng-Geng Ho","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Tech. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Tech. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Tech. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Tech. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Tech. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Tech. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Tech. Univ., Singapore, Singapore"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Tech. Univ., Singapore, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5014926180"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.7093,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74345213,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"353","last_page":"356"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6441667079925537},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6145905256271362},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4757149815559387},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44037926197052},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.44022414088249207},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4247104525566101},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.40352165699005127},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.40266919136047363},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3839660882949829},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2601282000541687},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2574072778224945},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2523174583911896},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18937435746192932},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.14385974407196045},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1038648784160614},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09962916374206543}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6441667079925537},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6145905256271362},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4757149815559387},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44037926197052},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.44022414088249207},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4247104525566101},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.40352165699005127},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.40266919136047363},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3839660882949829},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2601282000541687},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2574072778224945},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2523174583911896},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18937435746192932},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.14385974407196045},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1038648784160614},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09962916374206543},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6571853","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571853","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W2053325738","https://openalex.org/W2073126994","https://openalex.org/W2085176118","https://openalex.org/W2104687104","https://openalex.org/W2107440355","https://openalex.org/W2112870827","https://openalex.org/W2171596107","https://openalex.org/W2789171976"],"related_works":["https://openalex.org/W2116677773","https://openalex.org/W3014521742","https://openalex.org/W2155261584","https://openalex.org/W2584231425","https://openalex.org/W2150611273","https://openalex.org/W4207086172","https://openalex.org/W2042919702","https://openalex.org/W2170979950","https://openalex.org/W2039299085","https://openalex.org/W2588941787"],"abstract_inverted_index":{"We":[0],"propose":[1],"an":[2],"asynchronous-logic":[3],"(async)":[4],"Quasi-Delay-Insensitive":[5],"(QDI)":[6],"Static":[7],"Logic":[8,28],"Transistor-level":[9],"Implementation":[10],"(SLTI)":[11],"approach":[12,19,202],"for":[13,35,79,138,149],"low":[14],"power":[15,82,89,208],"sub-threshold":[16,76],"operation.":[17,83],"The":[18,152],"is":[20],"implemented":[21,106,115],"to":[22,75,175],"design":[23,59],"32-bit":[24],"pipelined":[25],"Arithmetic":[26],"and":[27,37,111,141,157,164,205,217],"Units":[29],"(ALUs),":[30],"the":[31,40,55,69,85,93,117,124,126,162,194,210,215],"primary":[32],"computation":[33],"core":[34],"microprocessors,":[36],"benchmarked":[38],"against":[39],"reported":[41,211],"Pre-Charged":[42],"Half-Buffer":[43],"(PCHB).":[44],"There":[45],"are":[46,114],"two":[47],"key":[48],"attributes":[49],"in":[50],"this":[51],"proposed":[52,56,200],"design.":[53],"First,":[54],"SLTI":[57,201],"ALU":[58,86,140,154,196],"can":[60],"perform":[61],"dynamic":[62],"voltage":[63,71],"scaling":[64],"seamless":[65],"by":[66],"only":[67],"changing":[68],"supply":[70],"from":[72,168],"nominal":[73],"(1V)":[74],"(~0.2V)":[77],"regions":[78],"high":[80],"speed/low":[81],"Second,":[84],"achieves":[87],"ultra-low":[88],"dissipation":[90],"(3.5\u03bcW)":[91],"at":[92,131,142],"lowest":[94],"V":[95,132,143,169,176,183],"<sub":[96,133,144,170,177,184],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[97,134,145,171,178,185],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[98,135,146,172,179,186],"point":[99,129],"(~0.15V).":[100],"For":[101],"fair":[102],"of":[103],"comparison,":[104],"both":[105],"ALUs":[107],"have":[108,155],"identical":[109],"functionality":[110],"functional":[112],"blocks,":[113],"using":[116],"same":[118],"65nm":[119],"CMOS":[120],"process.":[121],"Based":[122],"on":[123,161,198,214],"simulations,":[125],"minimum":[127],"energy":[128,160],"occurs":[130],"=":[136,147,173,180,187],"0.2V":[137],"SLTI-based":[139,153],"0.3V":[148],"PCHB-based":[150],"ALU.":[151],"~93%":[156],"~89%":[158],"lower":[159,207],"arithmetic":[163,216],"logic":[165,218],"operations":[166,219],"respectively":[167],"1V":[174],"0.2V.":[181],"At":[182],"0.2V,":[188],"with":[189],"9MHz":[190],"input":[191],"switching":[192],"rate,":[193],"async":[195],"based":[197],"our":[199],"dissipates":[203],"~51%":[204],"~44%":[206],"than":[209],"PCHB":[212],"counterpart":[213],"respectively.":[220]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}