{"id":"https://openalex.org/W1986076642","doi":"https://doi.org/10.1109/iscas.2013.6571809","title":"A wide bandwidth fractional-N synthesizer for LTE with phase noise cancellation using a hybrid-ΔΣ-DAC and charge re-timing","display_name":"A wide bandwidth fractional-N synthesizer for LTE with phase noise cancellation using a hybrid-ΔΣ-DAC and charge re-timing","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W1986076642","doi":"https://doi.org/10.1109/iscas.2013.6571809","mag":"1986076642"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6571809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://research.utwente.nl/en/publications/dbf5083d-05c4-43ca-b8c8-0850c6851265","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5023085804","display_name":"Dawei Ye","orcid":"https://orcid.org/0000-0002-1963-149X"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Dawei Ye","raw_affiliation_strings":["Lunds Universitet, Lund, SE","Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden"],"affiliations":[{"raw_affiliation_string":"Lunds Universitet, Lund, SE","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045635010","display_name":"Ping Lu","orcid":"https://orcid.org/0000-0002-0111-0573"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Ping Lu","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Sweden","Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047425433","display_name":"Pietro Andreani","orcid":"https://orcid.org/0000-0001-9640-9908"},"institutions":[{"id":"https://openalex.org/I187531555","display_name":"Lund University","ror":"https://ror.org/012a77v79","country_code":"SE","type":"education","lineage":["https://openalex.org/I187531555"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Pietro Andreani","raw_affiliation_strings":["Department of Electrical and Information Technology, Lund University, Sweden","Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Information Technology, Lund University, Sweden","institution_ids":["https://openalex.org/I187531555"]},{"raw_affiliation_string":"Dept. of Electr. & Inf. Technol., Lund Univ., Lund, , Sweden","institution_ids":["https://openalex.org/I187531555"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060057637","display_name":"Ronan van der Zee","orcid":"https://orcid.org/0000-0002-2806-6525"},"institutions":[{"id":"https://openalex.org/I94624287","display_name":"University of Twente","ror":"https://ror.org/006hf6230","country_code":"NL","type":"education","lineage":["https://openalex.org/I94624287"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Ronan van der Zee","raw_affiliation_strings":["IC Design group, University of Twente, Enschede, Netherlands","IC-Design group, Univ. of Twente, Enschede, Netherlands"],"affiliations":[{"raw_affiliation_string":"IC Design group, University of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]},{"raw_affiliation_string":"IC-Design group, Univ. of Twente, Enschede, Netherlands","institution_ids":["https://openalex.org/I94624287"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5023085804"],"corresponding_institution_ids":["https://openalex.org/I187531555"],"apc_list":null,"apc_paid":null,"fwci":0.2403,"has_fulltext":true,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5877403,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"2","issue":null,"first_page":"169","last_page":"172"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9979000091552734,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9929999709129333,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.7528626322746277},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.6602585911750793},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6529183387756348},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.6241196990013123},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6148293018341064},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.49322932958602905},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.49237239360809326},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4780759811401367},{"id":"https://openalex.org/keywords/direct-digital-synthesizer","display_name":"Direct digital synthesizer","score":0.47118639945983887},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.47025999426841736},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.46108976006507874},{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.436623215675354},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36048510670661926},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.282656192779541},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2362072765827179},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.221551775932312},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.1499527096748352},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09921571612358093}],"concepts":[{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.7528626322746277},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.6602585911750793},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6529183387756348},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.6241196990013123},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6148293018341064},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.49322932958602905},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.49237239360809326},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4780759811401367},{"id":"https://openalex.org/C166089067","wikidata":"https://www.wikidata.org/wiki/Q1227465","display_name":"Direct digital synthesizer","level":5,"score":0.47118639945983887},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.47025999426841736},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.46108976006507874},{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.436623215675354},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36048510670661926},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.282656192779541},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2362072765827179},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.221551775932312},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.1499527096748352},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09921571612358093}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2013.6571809","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571809","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},{"id":"pmh:oai:ris.utwente.nl:openaire/dbf5083d-05c4-43ca-b8c8-0850c6851265","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/dbf5083d-05c4-43ca-b8c8-0850c6851265","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ye, D, Lu, P, Andreani, P & van der Zee, R 2013, A wide bandwidth fractional-N synthesizer for LTE with phase noise cancellation using a hybrid-\u0394\u03a3-DAC and charge re-timing. in IEEE International Symposium on Circuits and Systems, ISCAS 2013. Proceedings IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2013, IEEE, Piscataway, NJ, pp. 169-172, IEEE International Symposium on Circuits and Systems, ISCAS 2013, Beijng, China, 19/05/13. https://doi.org/10.1109/ISCAS.2013.6571809","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:ris.utwente.nl:publications/dbf5083d-05c4-43ca-b8c8-0850c6851265","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":""}],"best_oa_location":{"id":"pmh:oai:ris.utwente.nl:openaire/dbf5083d-05c4-43ca-b8c8-0850c6851265","is_oa":true,"landing_page_url":"https://research.utwente.nl/en/publications/dbf5083d-05c4-43ca-b8c8-0850c6851265","pdf_url":null,"source":{"id":"https://openalex.org/S4406922991","display_name":"University of Twente Research Information","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Ye, D, Lu, P, Andreani, P & van der Zee, R 2013, A wide bandwidth fractional-N synthesizer for LTE with phase noise cancellation using a hybrid-\u0394\u03a3-DAC and charge re-timing. in IEEE International Symposium on Circuits and Systems, ISCAS 2013. Proceedings IEEE International Symposium on Circuits and Systems (ISCAS), vol. 2013, IEEE, Piscataway, NJ, pp. 169-172, IEEE International Symposium on Circuits and Systems, ISCAS 2013, Beijng, China, 19/05/13. https://doi.org/10.1109/ISCAS.2013.6571809","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[{"score":0.6899999976158142,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1500373038","https://openalex.org/W2016690141","https://openalex.org/W2060253826","https://openalex.org/W2112664896","https://openalex.org/W2142367698","https://openalex.org/W2154076027","https://openalex.org/W3161879169","https://openalex.org/W6677102033"],"related_works":["https://openalex.org/W2166555237","https://openalex.org/W2161572852","https://openalex.org/W2622028395","https://openalex.org/W4386197759","https://openalex.org/W2389258116","https://openalex.org/W2393010087","https://openalex.org/W2015962950","https://openalex.org/W3035420365","https://openalex.org/W4200374561","https://openalex.org/W2798586687"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,21,49,73,100],"1MHz":[4],"bandwidth,":[5],"\u0394\u03a3":[6,24],"fractional-N":[7],"PLL":[8,34],"as":[9],"the":[10,33,39,45,56,59,69],"frequency":[11],"synthesizer":[12,90],"for":[13],"LTE.":[14],"A":[15],"noise":[16,42],"cancellation":[17],"path":[18],"composed":[19],"of":[20,84],"novel":[22],"hybrid":[23],"DAC":[25],"with":[26],"9":[27],"output":[28],"bits":[29],"is":[30,52,91],"incorporated":[31],"into":[32],"in":[35,58,93],"order":[36],"to":[37,54,67],"cancel":[38],"out-of-band":[40,85],"phase":[41,86],"caused":[43],"by":[44],"quantization":[46],"error.":[47],"Further,":[48],"re-timing":[50],"circuit":[51],"proposed":[53,89],"reduce":[55],"nonlinearity":[57],"Charge":[60],"Pump":[61],"and":[62],"provide":[63],"pulse":[64],"shaping":[65],"signals":[66],"decrease":[68],"charge":[70],"mismatch.":[71],"Therefore,":[72],"wide":[74],"loop":[75],"bandwidth":[76],"can":[77],"be":[78],"obtained":[79],"while":[80],"keeping":[81],"reasonable":[82],"performance":[83],"noise.":[87],"The":[88],"simulated":[92],"90nm":[94],"CMOS":[95],"process,":[96],"consuming":[97],"21mA":[98],"from":[99],"1":[101],"V":[102],"supply.":[103]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-03-17T09:09:15.849793","created_date":"2016-06-24T00:00:00"}