{"id":"https://openalex.org/W2080936166","doi":"https://doi.org/10.1109/iscas.2013.6571797","title":"Design of a low-power pulse-triggered flip-flop with conditional clock technique","display_name":"Design of a low-power pulse-triggered flip-flop with conditional clock technique","publication_year":2013,"publication_date":"2013-05-01","ids":{"openalex":"https://openalex.org/W2080936166","doi":"https://doi.org/10.1109/iscas.2013.6571797","mag":"2080936166"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2013.6571797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038080095","display_name":"Guang-Ping Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Guang-Ping Xiang","raw_affiliation_strings":["Institute of Electronic Circuits & Information Systems, Zhejiang University, Hangzhou, China","Inst. of Electron. circuits & Inf. Syst., Zhejiang Univ., Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronic Circuits & Information Systems, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of Electron. circuits & Inf. Syst., Zhejiang Univ., Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043025337","display_name":"Jizhong Shen","orcid":"https://orcid.org/0000-0002-9031-2379"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ji-Zhong Shen","raw_affiliation_strings":["Institute of Electronic Circuits & Information Systems, Zhejiang University, Hangzhou, China","Inst. of Electron. circuits & Inf. Syst., Zhejiang Univ., Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronic Circuits & Information Systems, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of Electron. circuits & Inf. Syst., Zhejiang Univ., Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103515209","display_name":"Xue-Xiang Wu","orcid":null},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xue-Xiang Wu","raw_affiliation_strings":["Institute of Electronic Circuits & Information Systems, Zhejiang University, Hangzhou, China","Inst. of Electron. circuits & Inf. Syst., Zhejiang Univ., Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronic Circuits & Information Systems, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of Electron. circuits & Inf. Syst., Zhejiang Univ., Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102873661","display_name":"Liang Geng","orcid":"https://orcid.org/0000-0002-6123-2353"},"institutions":[{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Liang Geng","raw_affiliation_strings":["Institute of Electronic Circuits & Information Systems, Zhejiang University, Hangzhou, China","Inst. of Electron. circuits & Inf. Syst., Zhejiang Univ., Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of Electronic Circuits & Information Systems, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]},{"raw_affiliation_string":"Inst. of Electron. circuits & Inf. Syst., Zhejiang Univ., Hangzhou, China","institution_ids":["https://openalex.org/I76130692"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I76130692"],"apc_list":null,"apc_paid":null,"fwci":0.8106,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.69745157,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"121","last_page":"124"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.7127844095230103},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6459388732910156},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6445034742355347},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.6068757772445679},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6030747294425964},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5917670130729675},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5295910239219666},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.5043138265609741},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.49094417691230774},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.48405948281288147},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48090672492980957},{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.47401151061058044},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46907657384872437},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.43278008699417114},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.36259111762046814},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25865575671195984},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21982109546661377},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.20861190557479858},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.1894642412662506},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08735588192939758}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.7127844095230103},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6459388732910156},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6445034742355347},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.6068757772445679},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6030747294425964},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5917670130729675},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5295910239219666},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.5043138265609741},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.49094417691230774},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.48405948281288147},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48090672492980957},{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.47401151061058044},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46907657384872437},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43278008699417114},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.36259111762046814},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25865575671195984},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21982109546661377},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.20861190557479858},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.1894642412662506},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08735588192939758},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2013.6571797","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2013.6571797","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE International Symposium on Circuits and Systems (ISCAS2013)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8999999761581421,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W2023138935","https://openalex.org/W2028650089","https://openalex.org/W2031496817","https://openalex.org/W2039473024","https://openalex.org/W2056378213","https://openalex.org/W2078992878","https://openalex.org/W2098750459","https://openalex.org/W2109195618","https://openalex.org/W2120044993","https://openalex.org/W2121657858","https://openalex.org/W2125654043","https://openalex.org/W2128218350","https://openalex.org/W6678047937"],"related_works":["https://openalex.org/W2474747038","https://openalex.org/W3006003651","https://openalex.org/W4386968318","https://openalex.org/W2040807843","https://openalex.org/W2088914741","https://openalex.org/W2294981364","https://openalex.org/W4247180033","https://openalex.org/W2137310043","https://openalex.org/W2337711143","https://openalex.org/W2495024767"],"abstract_inverted_index":{"Flip-flops":[0],"are":[1],"basic":[2],"sequential":[3],"elements":[4],"in":[5,100],"digital":[6],"circuits":[7],"and":[8,39,119],"they":[9],"have":[10],"a":[11,33,41],"deep":[12],"impact":[13],"on":[14,48,82],"the":[15,18,24,31,55,60,66,73,77,83,87,93,104,120,128],"performance":[16],"of":[17,30],"circuits.":[19],"In":[20,53],"order":[21],"to":[22],"reduce":[23],"redundant":[25],"transitions":[26],"at":[27],"internal":[28,67],"nodes":[29,68],"flip-flop,":[32],"conditional":[34,42],"clock":[35,43,56],"technique":[36,50],"is":[37,51,57,109,123,131],"proposed,":[38],"then":[40],"pulse-triggered":[44,117],"flip-flop":[45],"(CCFF)":[46],"based":[47],"this":[49],"designed.":[52],"CCFF,":[54],"blocked":[58],"when":[59,103,127],"input":[61],"remains":[62],"unchanged":[63],"so":[64],"that":[65,92],"will":[69],"not":[70],"switch":[71],"with":[72,114],"clock,":[74],"which":[75],"reduces":[76],"power":[78,101,121],"consumption":[79,102],"effectively.":[80],"Based":[81],"TSMC":[84],"0.18\u03bcm":[85],"technology,":[86],"post-layout":[88],"simulation":[89],"results":[90],"show":[91],"proposed":[94],"CCFF":[95],"has":[96],"an":[97],"obvious":[98],"advantage":[99],"data":[105],"switching":[106],"activity":[107,129],"factor":[108,130],"below":[110],"50%":[111,126],"as":[112],"compared":[113],"other":[115],"state-of-the-art":[116],"flip-flops,":[118],"saving":[122],"more":[124],"than":[125],"10%.":[132]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":4},{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}