{"id":"https://openalex.org/W1963551910","doi":"https://doi.org/10.1109/iscas.2012.6272147","title":"A model-first design and verification flow for analog-digital convergence systems: A high-speed receiver example in digital TVs","display_name":"A model-first design and verification flow for analog-digital convergence systems: A high-speed receiver example in digital TVs","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W1963551910","doi":"https://doi.org/10.1109/iscas.2012.6272147","mag":"1963551910"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6272147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6272147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5015393579","display_name":"Jaeha Kim","orcid":"https://orcid.org/0000-0003-2237-3134"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Jaeha Kim","raw_affiliation_strings":["Seoul National University, Seoul, South Korea","Seoul National University (Korea)"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University (Korea)","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024860679","display_name":"Sigang Ryu","orcid":"https://orcid.org/0000-0001-5307-8117"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sigang Ryu","raw_affiliation_strings":["Seoul National University, Seoul, South Korea","Seoul National University (Korea)"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University (Korea)","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032173975","display_name":"Byoung-Joo Yoo","orcid":null},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byoungjoo Yoo","raw_affiliation_strings":["Seoul National University, Seoul, South Korea","Seoul National University (Korea)"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University (Korea)","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5016680963","display_name":"Han-Seok Kim","orcid":"https://orcid.org/0009-0008-2365-4230"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hanseok Kim","raw_affiliation_strings":["Seoul National University, Seoul, South Korea","Seoul National University (Korea)"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University (Korea)","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068334464","display_name":"Yunju Choi","orcid":"https://orcid.org/0000-0002-6445-5202"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yunju Choi","raw_affiliation_strings":["Seoul National University, Seoul, South Korea","Seoul National University (Korea)"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University (Korea)","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5008010401","display_name":"Deog\u2010Kyoon Jeong","orcid":"https://orcid.org/0000-0003-0436-703X"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Deog-Kyoon Jeong","raw_affiliation_strings":["Seoul National University, Seoul, South Korea","Seoul National University (Korea)"],"affiliations":[{"raw_affiliation_string":"Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]},{"raw_affiliation_string":"Seoul National University (Korea)","institution_ids":["https://openalex.org/I139264467"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5015393579"],"corresponding_institution_ids":["https://openalex.org/I139264467"],"apc_list":null,"apc_paid":null,"fwci":0.5801,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.64193367,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"754","last_page":"757"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9945999979972839,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7477796673774719},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6503599286079407},{"id":"https://openalex.org/keywords/mixed-signal-integrated-circuit","display_name":"Mixed-signal integrated circuit","score":0.6333819031715393},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.6236094832420349},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5828583836555481},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5169203281402588},{"id":"https://openalex.org/keywords/analogue-electronics","display_name":"Analogue electronics","score":0.49869322776794434},{"id":"https://openalex.org/keywords/electronic-system-level-design-and-verification","display_name":"Electronic system-level design and verification","score":0.4823888838291168},{"id":"https://openalex.org/keywords/digital-signal","display_name":"Digital signal","score":0.48033466935157776},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4424894452095032},{"id":"https://openalex.org/keywords/system-level-simulation","display_name":"System-level simulation","score":0.4198530614376068},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4176817536354065},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.382916122674942},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2990468144416809},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2980506420135498},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.23718109726905823},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1897699534893036},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17029252648353577},{"id":"https://openalex.org/keywords/simulation","display_name":"Simulation","score":0.151661217212677}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7477796673774719},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6503599286079407},{"id":"https://openalex.org/C62907940","wikidata":"https://www.wikidata.org/wiki/Q1541329","display_name":"Mixed-signal integrated circuit","level":3,"score":0.6333819031715393},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.6236094832420349},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5828583836555481},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5169203281402588},{"id":"https://openalex.org/C29074008","wikidata":"https://www.wikidata.org/wiki/Q174925","display_name":"Analogue electronics","level":3,"score":0.49869322776794434},{"id":"https://openalex.org/C77495112","wikidata":"https://www.wikidata.org/wiki/Q5358436","display_name":"Electronic system-level design and verification","level":2,"score":0.4823888838291168},{"id":"https://openalex.org/C52773712","wikidata":"https://www.wikidata.org/wiki/Q175022","display_name":"Digital signal","level":3,"score":0.48033466935157776},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4424894452095032},{"id":"https://openalex.org/C2781207095","wikidata":"https://www.wikidata.org/wiki/Q24963836","display_name":"System-level simulation","level":2,"score":0.4198530614376068},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4176817536354065},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.382916122674942},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2990468144416809},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2980506420135498},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.23718109726905823},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1897699534893036},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17029252648353577},{"id":"https://openalex.org/C44154836","wikidata":"https://www.wikidata.org/wiki/Q45045","display_name":"Simulation","level":1,"score":0.151661217212677},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6272147","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6272147","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1581624056","https://openalex.org/W1997716024","https://openalex.org/W2007333924","https://openalex.org/W2047080991","https://openalex.org/W2098947430","https://openalex.org/W2105706039","https://openalex.org/W2167168835"],"related_works":["https://openalex.org/W3174096205","https://openalex.org/W2170430628","https://openalex.org/W2947318531","https://openalex.org/W2016926482","https://openalex.org/W2129671278","https://openalex.org/W2129787808","https://openalex.org/W2096051567","https://openalex.org/W2975035977","https://openalex.org/W2138506581","https://openalex.org/W2545414197"],"abstract_inverted_index":{"A":[0],"model-first":[1],"flow":[2],"is":[3,53],"demonstrated":[4],"for":[5,63],"designing":[6],"and":[7,43,65,69],"validating":[8,66],"a":[9,14,19,76],"high-speed":[10],"serial":[11],"receiver":[12],"in":[13],"digital":[15,44],"TV.":[16],"Starting":[17],"with":[18,29],"functional":[20],"model":[21,52,56],"of":[22,49,72,79],"the":[23,37,41,47,50,55,61,67,73,80],"top-level":[24],"mixed-signal":[25],"system":[26,51],"rather":[27],"than":[28],"transistor-level":[30],"designs":[31],"helps":[32],"detect":[33],"problems":[34],"due":[35],"to":[36],"increasing":[38],"interaction":[39],"between":[40],"analog":[42],"circuits.":[45],"Once":[46],"functionality":[48],"verified,":[54],"can":[57],"be":[58],"leveraged":[59],"as":[60],"specification":[62],"generating":[64],"circuit":[68],"physical":[70],"implementations":[71],"system,":[74],"automating":[75],"large":[77],"portion":[78],"design":[81],"process.":[82]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}