{"id":"https://openalex.org/W2014984949","doi":"https://doi.org/10.1109/iscas.2012.6272074","title":"Low power 10-transistor full adder design based on degenerate pass transistor logic","display_name":"Low power 10-transistor full adder design based on degenerate pass transistor logic","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2014984949","doi":"https://doi.org/10.1109/iscas.2012.6272074","mag":"2014984949"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6272074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6272074","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000277158","display_name":"Jin\u2010Fa Lin","orcid":"https://orcid.org/0000-0001-6240-6055"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Jin-Fa Lin","raw_affiliation_strings":["Dept. of Info. & Comm. Engr., Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Info. & Comm. Engr., Taichung, Taiwan","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019252212","display_name":"Yin\u2010Tsung Hwang","orcid":"https://orcid.org/0000-0001-9233-0477"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Yin-Tsung Hwang","raw_affiliation_strings":["Dept. of Electrical Engr., Taichung, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engr., Taichung, Taiwan","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019598631","display_name":"Ming\u2010Hwa Sheu","orcid":"https://orcid.org/0000-0002-8417-474X"},"institutions":[{"id":"https://openalex.org/I75357094","display_name":"National Yunlin University of Science and Technology","ror":"https://ror.org/04qkq2m54","country_code":"TW","type":"education","lineage":["https://openalex.org/I75357094"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ming-Hwa Sheu","raw_affiliation_strings":["Dept. of Electronic Engr., Yunlin, Taiwan"],"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engr., Yunlin, Taiwan","institution_ids":["https://openalex.org/I75357094"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5000277158"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.964,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.86968683,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"496","last_page":"499"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.8567476272583008},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.7076876759529114},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6251074075698853},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.584972620010376},{"id":"https://openalex.org/keywords/transistor-count","display_name":"Transistor count","score":0.5589874982833862},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5433917045593262},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5332355499267578},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5128624439239502},{"id":"https://openalex.org/keywords/serial-binary-adder","display_name":"Serial binary adder","score":0.5094848275184631},{"id":"https://openalex.org/keywords/carry-save-adder","display_name":"Carry-save adder","score":0.47395941615104675},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4735930263996124},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4642658233642578},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.4478170871734619},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3216822147369385},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3053830862045288},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23036283254623413},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1792660355567932},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.16989675164222717}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.8567476272583008},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.7076876759529114},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6251074075698853},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.584972620010376},{"id":"https://openalex.org/C196320899","wikidata":"https://www.wikidata.org/wiki/Q2623746","display_name":"Transistor count","level":4,"score":0.5589874982833862},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5433917045593262},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5332355499267578},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5128624439239502},{"id":"https://openalex.org/C116206932","wikidata":"https://www.wikidata.org/wiki/Q7454686","display_name":"Serial binary adder","level":4,"score":0.5094848275184631},{"id":"https://openalex.org/C3227080","wikidata":"https://www.wikidata.org/wiki/Q5046770","display_name":"Carry-save adder","level":4,"score":0.47395941615104675},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4735930263996124},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4642658233642578},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.4478170871734619},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3216822147369385},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3053830862045288},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23036283254623413},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1792660355567932},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.16989675164222717},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6272074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6272074","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6299999952316284}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1747765598","https://openalex.org/W1994627436","https://openalex.org/W2098769011","https://openalex.org/W2105287323","https://openalex.org/W2119985366","https://openalex.org/W2124278579","https://openalex.org/W2129926968","https://openalex.org/W2140863609","https://openalex.org/W2159229333"],"related_works":["https://openalex.org/W2528642809","https://openalex.org/W2567588322","https://openalex.org/W4390693432","https://openalex.org/W2067192709","https://openalex.org/W1913026194","https://openalex.org/W1882870471","https://openalex.org/W2997250644","https://openalex.org/W2065024711","https://openalex.org/W2339546864","https://openalex.org/W2949250270"],"abstract_inverted_index":{"A":[0],"low":[1,3],"power,":[2],"complexity":[4],"full":[5,44,75,88],"adder":[6,45,76,89],"design":[7,18,77,90],"based":[8],"on":[9],"degenerate":[10,23],"pass":[11],"transistor":[12],"logic":[13,34],"(PTL)":[14],"is":[15,20],"described.":[16],"The":[17,47,86,110],"kernel":[19],"a":[21,73],"logically":[22],"5-transistor":[24],"XOR-XNOR":[25],"module":[26,37,69],"supporting":[27],"complementary":[28,64],"outputs.":[29],"In":[30],"spite":[31],"of":[32,43,63],"the":[33,41,61,92,98],"deficiency,":[35],"this":[36,68],"functions":[38],"properly":[39],"in":[40,52,113],"context":[42],"applications.":[46],"threshold":[48],"loss":[49],"problem":[50],"common":[51],"most":[53],"PTL":[54],"designs":[55],"can":[56],"be":[57],"alleviated":[58],"due":[59],"to":[60],"availability":[62],"control":[65],"signals.":[66],"Combining":[67],"with":[70],"multiplexing":[71],"modules,":[72],"novel":[74],"using":[78],"as":[79,81],"few":[80],"10":[82],"transistors":[83],"us":[84],"derived.":[85],"proposed":[87],"features":[91],"least":[93],"output":[94],"signal":[95],"degradation":[96],"and":[97,116],"smallest":[99],"V":[100],"<sub":[101],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[102],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">dd</sub>":[103],"operations":[104],"against":[105],"other":[106],"10-T":[107],"counterpart":[108],"designs.":[109],"performance":[111],"edges":[112],"speed,":[114],"power":[115],"power-delay":[117],"product":[118],"are":[119],"also":[120],"proved":[121],"via":[122],"post":[123],"layout":[124],"simulations.":[125]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":5},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}