{"id":"https://openalex.org/W2030496260","doi":"https://doi.org/10.1109/iscas.2012.6272073","title":"Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic","display_name":"Energy-delay efficient asynchronous-logic 16×16-bit pipelined multiplier based on Sense Amplifier-Based Pass Transistor Logic","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2030496260","doi":"https://doi.org/10.1109/iscas.2012.6272073","mag":"2030496260"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6272073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6272073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014926180","display_name":"Weng\u2010Geng Ho","orcid":"https://orcid.org/0000-0002-0589-3480"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Weng-Geng Ho","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101677729","display_name":"Tong Lin","orcid":"https://orcid.org/0000-0002-8112-0439"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tong Lin","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014926180"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.2485,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.5881872,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"17","issue":null,"first_page":"492","last_page":"495"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.7304023504257202},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.7113439440727234},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6296896934509277},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.6271904706954956},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5758535861968994},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.5752867460250854},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5204777717590332},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.49277475476264954},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4915243089199066},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4901047646999359},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.30897992849349976},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2167084515094757},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.21601766347885132},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18393263220787048},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.1631990373134613},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.08023253083229065},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.0799926221370697},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06885930895805359}],"concepts":[{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.7304023504257202},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.7113439440727234},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6296896934509277},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.6271904706954956},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5758535861968994},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.5752867460250854},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5204777717590332},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.49277475476264954},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4915243089199066},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4901047646999359},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.30897992849349976},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2167084515094757},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.21601766347885132},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18393263220787048},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.1631990373134613},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.08023253083229065},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0799926221370697},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06885930895805359},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2012.6272073","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6272073","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/106112","is_oa":false,"landing_page_url":"https://hdl.handle.net/10356/106112","pdf_url":null,"source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W2085176118","https://openalex.org/W2104687104","https://openalex.org/W2107440355","https://openalex.org/W2111172002","https://openalex.org/W2115160292","https://openalex.org/W2115611348","https://openalex.org/W2119951610","https://openalex.org/W2155304852","https://openalex.org/W2171596107"],"related_works":["https://openalex.org/W3006681749","https://openalex.org/W2809889545","https://openalex.org/W1948588291","https://openalex.org/W2058461810","https://openalex.org/W2478796561","https://openalex.org/W2186697267","https://openalex.org/W2138360154","https://openalex.org/W1997318576","https://openalex.org/W2135286216","https://openalex.org/W3129152221"],"abstract_inverted_index":{"We":[0],"describe":[1],"an":[2,29],"asynchronous-logic":[3],"(async)":[4],"16\u00d716-bit":[5,72],"pipelined":[6,73],"multiplier":[7,25,74],"based":[8,75],"on":[9,20,63,76,82],"our":[10,77],"proposed":[11,78],"Sense":[12],"Amplifier-Based":[13],"Pass":[14],"Transistor":[15],"Logic":[16],"(SAPTL)":[17],"with":[18],"emphases":[19],"high":[21],"energy-delay":[22,96],"efficiency.":[23],"The":[24],"is":[26,36],"targeted":[27],"for":[28],"async":[30,71],"multi-core":[31],"System-On-Chip":[32],"(SOC).":[33],"This":[34],"attribute":[35],"achieved":[37],"by":[38],"simplifying":[39],"and":[40,47,57,98],"optimizing":[41],"the":[42,53,64,70,107],"NMOS":[43],"pass":[44],"transistor":[45,58],"stacks":[46],"decision-making":[48],"C-element,":[49],"therein":[50],"to":[51,106],"reduce":[52],"circuit":[54],"area":[55],"overheads":[56],"switchings":[59],"in":[60],"SAPTL.":[61],"Based":[62],"simulations":[65],"(@1V,":[66],"65nm":[67],"CMOS":[68],"process),":[69],"SAPTL":[79,109],"approach":[80],"features,":[81],"average,":[83],"31%":[84],"shorter":[85],"delay,":[86],"21%":[87],"lower":[88,95],"energy/operation":[89],"achieving":[90],"a":[91],"total":[92],"of":[93,102],"46%":[94],"product,":[97],"16%":[99],"lesser":[100],"number":[101],"transistors":[103],"when":[104],"compared":[105],"reported":[108],"approaches.":[110]},"counts_by_year":[{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}