{"id":"https://openalex.org/W2044370207","doi":"https://doi.org/10.1109/iscas.2012.6272021","title":"A novel methodology for power delivery network optimization in 3-D ICs using through-silicon-via technology","display_name":"A novel methodology for power delivery network optimization in 3-D ICs using through-silicon-via technology","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2044370207","doi":"https://doi.org/10.1109/iscas.2012.6272021","mag":"2044370207"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6272021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6272021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064513283","display_name":"Bongki Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Bongki Lee","raw_affiliation_strings":["Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","Department of Electronics Computer Engineering Hanyang University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Department of Electronics Computer Engineering Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031594156","display_name":"Byung-Gyu Ahn","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byunggyu Ahn","raw_affiliation_strings":["Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","Department of Electronics Computer Engineering Hanyang University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Department of Electronics Computer Engineering Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100447941","display_name":"Jaehwan Kim","orcid":"https://orcid.org/0000-0002-6152-2924"},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jaehwan Kim","raw_affiliation_strings":["Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","Department of Electronics Computer Engineering Hanyang University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Department of Electronics Computer Engineering Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027301808","display_name":"Minbeom Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Minbeom Kim","raw_affiliation_strings":["Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","Department of Electronics Computer Engineering Hanyang University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Department of Electronics Computer Engineering Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113517316","display_name":"Jong\u2010Wha Chong","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongwha Chong","raw_affiliation_strings":["Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","Department of Electronics Computer Engineering Hanyang University, Seoul, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Computer Engineering, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]},{"raw_affiliation_string":"Department of Electronics Computer Engineering Hanyang University, Seoul, Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4575257"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"3262","last_page":"3265"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9866999983787537,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.8044974207878113},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.7134758830070496},{"id":"https://openalex.org/keywords/power-network-design","display_name":"Power network design","score":0.7119459509849548},{"id":"https://openalex.org/keywords/through-silicon-via","display_name":"Through-silicon via","score":0.5994979739189148},{"id":"https://openalex.org/keywords/stacking","display_name":"Stacking","score":0.5886803865432739},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5529214143753052},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5460893511772156},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5143150091171265},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4696867763996124},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.4593338072299957},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.45492663979530334},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.41733014583587646},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.416192889213562},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4147106409072876},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4063769280910492},{"id":"https://openalex.org/keywords/silicon","display_name":"Silicon","score":0.39117538928985596},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3684212267398834},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3438130021095276},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.33196327090263367},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29888272285461426},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.20182400941848755},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.14829584956169128},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.13915947079658508},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.12941807508468628},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.09381592273712158},{"id":"https://openalex.org/keywords/printed-circuit-board","display_name":"Printed circuit board","score":0.09245672821998596}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.8044974207878113},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.7134758830070496},{"id":"https://openalex.org/C164565468","wikidata":"https://www.wikidata.org/wiki/Q7236535","display_name":"Power network design","level":3,"score":0.7119459509849548},{"id":"https://openalex.org/C45632049","wikidata":"https://www.wikidata.org/wiki/Q1578120","display_name":"Through-silicon via","level":3,"score":0.5994979739189148},{"id":"https://openalex.org/C33347731","wikidata":"https://www.wikidata.org/wiki/Q285210","display_name":"Stacking","level":2,"score":0.5886803865432739},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5529214143753052},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5460893511772156},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5143150091171265},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4696867763996124},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.4593338072299957},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.45492663979530334},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.41733014583587646},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.416192889213562},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4147106409072876},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4063769280910492},{"id":"https://openalex.org/C544956773","wikidata":"https://www.wikidata.org/wiki/Q670","display_name":"Silicon","level":2,"score":0.39117538928985596},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3684212267398834},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3438130021095276},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.33196327090263367},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29888272285461426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.20182400941848755},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.14829584956169128},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.13915947079658508},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.12941807508468628},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.09381592273712158},{"id":"https://openalex.org/C120793396","wikidata":"https://www.wikidata.org/wiki/Q173350","display_name":"Printed circuit board","level":2,"score":0.09245672821998596},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C46141821","wikidata":"https://www.wikidata.org/wiki/Q209402","display_name":"Nuclear magnetic resonance","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6272021","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6272021","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1985270840","https://openalex.org/W2070676114","https://openalex.org/W2094607079","https://openalex.org/W2114772983","https://openalex.org/W2115314588","https://openalex.org/W2130923737","https://openalex.org/W2161129061","https://openalex.org/W4232892799"],"related_works":["https://openalex.org/W4386632162","https://openalex.org/W2809933636","https://openalex.org/W2171236961","https://openalex.org/W1974969681","https://openalex.org/W4256630426","https://openalex.org/W1985714852","https://openalex.org/W2019663946","https://openalex.org/W2133492470","https://openalex.org/W2146176401","https://openalex.org/W3199896046"],"abstract_inverted_index":{"Three-dimensional":[0],"integrated":[1],"circuits":[2],"(3-D":[3],"IC)":[4],"are":[5,166],"available":[6],"through":[7,24],"the":[8,18,21,25,34,81,89,106,115,126,135,144,148,158,169],"die-stacking":[9],"and":[10,30,50,77,88,109,131,142,163],"through-silicon-via":[11],"(TSV)":[12],"technologies.":[13],"The":[14,59],"3-D":[15,35,64,138],"IC":[16,65,139],"using":[17],"TSV":[19,93],"brings":[20],"performance":[22],"improvement":[23],"minimization":[26],"of":[27,73,83,91,98,125,128,150,160],"wire":[28],"length":[29],"footprint":[31],"area.":[32],"However,":[33],"ICs":[36],"have":[37],"many":[38],"challenges":[39],"for":[40],"power":[41,52,60,129,132,151,161],"delivery":[42,53,61],"network":[43,62],"design":[44],"due":[45],"to":[46,56,104,168],"larger":[47,95],"supply":[48],"currents":[49],"longer":[51],"paths":[54],"compared":[55],"2-D":[57],"ICs.":[58],"in":[63,137],"with":[66],"flip":[67],"chip":[68],"package":[69],"is":[70,86,94,102],"largely":[71],"composed":[72],"power/ground":[74],"(P/G)":[75],"bumps":[76,85,108,130,152],"P/G":[78,84,92,107,110],"TSVs.":[79],"Because":[80],"number":[82,127,149,159],"limited":[87],"size":[90],"than":[96],"that":[97,146],"standard":[99],"cell,":[100],"it":[101],"important":[103],"optimize":[105],"TSVs":[111,133,162],"together":[112],"while":[113,157],"satisfying":[114],"IR-drop":[116,136,165],"constraint.":[117],"In":[118],"this":[119],"paper,":[120],"we":[121],"investigated":[122],"an":[123],"effect":[124],"on":[134,155],"floorplan":[140],"level":[141],"proposed":[143],"methodology":[145],"reduces":[147],"by":[153],"88.25%":[154],"average":[156],"maximum":[164],"comparable":[167],"previous":[170],"methodology.":[171]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}