{"id":"https://openalex.org/W2097013428","doi":"https://doi.org/10.1109/iscas.2012.6271995","title":"A 25 Gb/s full-rate CDR circuit based on quadrature phase generation in data path","display_name":"A 25 Gb/s full-rate CDR circuit based on quadrature phase generation in data path","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2097013428","doi":"https://doi.org/10.1109/iscas.2012.6271995","mag":"2097013428"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076296032","display_name":"Arash Zargaran-Yazd","orcid":null},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Arash Zargaran-Yazd","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, Canada V6T 1Z4"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, Canada V6T 1Z4","institution_ids":["https://openalex.org/I141945490"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049231448","display_name":"Shahriar Mirabbasi","orcid":"https://orcid.org/0000-0001-8852-1633"},"institutions":[{"id":"https://openalex.org/I141945490","display_name":"University of British Columbia","ror":"https://ror.org/03rmrcq20","country_code":"CA","type":"education","lineage":["https://openalex.org/I141945490"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Shahriar Mirabbasi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, Canada V6T 1Z4"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, Vancouver, BC, Canada","institution_ids":["https://openalex.org/I141945490"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of British Columbia, 2332 Main Mall, Vancouver, Canada V6T 1Z4","institution_ids":["https://openalex.org/I141945490"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I141945490"],"apc_list":null,"apc_paid":null,"fwci":0.4123,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59555003,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"45","issue":null,"first_page":"317","last_page":"320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10299","display_name":"Photonic and Optical Devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/quadrature","display_name":"Quadrature (astronomy)","score":0.6500927209854126},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6337853074073792},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5209252238273621},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5155575275421143},{"id":"https://openalex.org/keywords/duty-cycle","display_name":"Duty cycle","score":0.4970279037952423},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.49420955777168274},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.36370187997817993},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23981982469558716},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.22723397612571716},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.16696399450302124}],"concepts":[{"id":"https://openalex.org/C62869609","wikidata":"https://www.wikidata.org/wiki/Q28137","display_name":"Quadrature (astronomy)","level":2,"score":0.6500927209854126},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6337853074073792},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5209252238273621},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5155575275421143},{"id":"https://openalex.org/C199822604","wikidata":"https://www.wikidata.org/wiki/Q557120","display_name":"Duty cycle","level":3,"score":0.4970279037952423},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.49420955777168274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.36370187997817993},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23981982469558716},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.22723397612571716},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.16696399450302124}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271995","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271995","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.7699999809265137}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1999903189","https://openalex.org/W2006598000","https://openalex.org/W2062462703","https://openalex.org/W2131626685","https://openalex.org/W2142862141","https://openalex.org/W2152766344","https://openalex.org/W2156076794","https://openalex.org/W2156103315","https://openalex.org/W2159160377","https://openalex.org/W2170215783","https://openalex.org/W2175769575","https://openalex.org/W2176473673","https://openalex.org/W6650237341"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W2900105712","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W4385507351","https://openalex.org/W881306924","https://openalex.org/W2109445684","https://openalex.org/W2081082331"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,12,64,87,106],"25":[4],"Gb/s":[5],"clock":[6,14,73],"and":[7,15,74,83],"data":[8,17,32,52],"recovery":[9],"circuit":[10],"using":[11,63],"full-rate":[13],"quadrature":[16,58],"phases.":[18],"An":[19],"adaptive":[20],"slicer":[21],"is":[22,75,81],"used":[23],"in":[24,50,86],"the":[25,30,51,56,78],"system":[26],"front-end":[27],"to":[28,33,38,54],"equalize":[29],"distorted":[31],"minimize":[34],"duty-cycle":[35],"distortion":[36],"due":[37],"inter-symbol":[39],"interference.":[40],"The":[41,91],"proposed":[42,79],"structure":[43],"uses":[44,70],"an":[45,71],"open-loop":[46],"phase":[47,61],"averaging":[48],"block":[49],"path":[53],"generate":[55],"required":[57],"phases":[59],"for":[60],"detection":[62],"mixer.":[65],"A":[66],"receiver":[67],"chip":[68,92],"that":[69],"external":[72],"based":[76,96],"on":[77,97],"technique":[80],"designed":[82],"laid":[84],"out":[85],"90-nm":[88],"CMOS":[89],"process.":[90],"occupies":[93],"0.846":[94],"mm2and":[95],"post-layout":[98],"simulation":[99],"results,":[100],"it":[101],"consumes":[102],"107":[103],"mW":[104],"from":[105],"1.2":[107],"V":[108],"supply.":[109]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}