{"id":"https://openalex.org/W1963552369","doi":"https://doi.org/10.1109/iscas.2012.6271933","title":"A pre-emphasis circuit design for high speed on-chip global interconnect","display_name":"A pre-emphasis circuit design for high speed on-chip global interconnect","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W1963552369","doi":"https://doi.org/10.1109/iscas.2012.6271933","mag":"1963552369"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271933","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008057183","display_name":"Jianfei Jiang","orcid":"https://orcid.org/0000-0002-5521-6197"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian-Fei Jiang","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","[School of Microelectronics, Shanghai Jiao Tong University, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[School of Microelectronics, Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043703962","display_name":"Weiguang Sheng","orcid":"https://orcid.org/0000-0002-7831-526X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei-Guang Sheng","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","[School of Microelectronics, Shanghai Jiao Tong University, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[School of Microelectronics, Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103236320","display_name":"Zhigang Mao","orcid":"https://orcid.org/0000-0001-9431-9853"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhi-gang Mao","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","[School of Microelectronics, Shanghai Jiao Tong University, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[School of Microelectronics, Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101583945","display_name":"Weifeng He","orcid":"https://orcid.org/0000-0002-7753-644X"},"institutions":[{"id":"https://openalex.org/I183067930","display_name":"Shanghai Jiao Tong University","ror":"https://ror.org/0220qvk04","country_code":"CN","type":"education","lineage":["https://openalex.org/I183067930"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei-feng He","raw_affiliation_strings":["School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","[School of Microelectronics, Shanghai Jiao Tong University, China]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Microelectronics, Shanghai Jiaotong University, Shanghai, China","institution_ids":["https://openalex.org/I183067930"]},{"raw_affiliation_string":"[School of Microelectronics, Shanghai Jiao Tong University, China]","institution_ids":["https://openalex.org/I183067930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I183067930"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"17","issue":null,"first_page":"2941","last_page":"2944"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emphasis","display_name":"Emphasis (telecommunications)","score":0.9609856605529785},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6632436513900757},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.5963574051856995},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5692505836486816},{"id":"https://openalex.org/keywords/capacitive-sensing","display_name":"Capacitive sensing","score":0.47608819603919983},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4714922606945038},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.4526897370815277},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43212565779685974},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.41712215542793274},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.41336268186569214},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.26285529136657715},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20593303442001343},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.190995454788208}],"concepts":[{"id":"https://openalex.org/C177454536","wikidata":"https://www.wikidata.org/wiki/Q578290","display_name":"Emphasis (telecommunications)","level":2,"score":0.9609856605529785},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6632436513900757},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.5963574051856995},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5692505836486816},{"id":"https://openalex.org/C206755178","wikidata":"https://www.wikidata.org/wiki/Q1131271","display_name":"Capacitive sensing","level":2,"score":0.47608819603919983},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4714922606945038},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.4526897370815277},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43212565779685974},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.41712215542793274},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.41336268186569214},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.26285529136657715},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20593303442001343},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.190995454788208},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271933","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271933","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1544623790","https://openalex.org/W1965026761","https://openalex.org/W2006384802","https://openalex.org/W2039358455","https://openalex.org/W2087759366","https://openalex.org/W2098808037","https://openalex.org/W2107554324","https://openalex.org/W2117618584","https://openalex.org/W2122435992","https://openalex.org/W2122659480","https://openalex.org/W2138554927","https://openalex.org/W2166245905","https://openalex.org/W2177001705"],"related_works":["https://openalex.org/W2153819599","https://openalex.org/W2255426644","https://openalex.org/W2055105357","https://openalex.org/W2072124641","https://openalex.org/W2018956713","https://openalex.org/W1971573522","https://openalex.org/W2081479354","https://openalex.org/W2166972143","https://openalex.org/W2113107605","https://openalex.org/W2018755015"],"abstract_inverted_index":{"On-chip":[0],"global":[1,23,33,79,93],"interconnects":[2],"are":[3],"speed":[4,92],"and":[5,71,75],"power":[6],"bottleneck":[7],"in":[8,41,73,90],"state-of-the-art":[9],"chips.":[10],"Pre-emphasis":[11],"technique":[12],"is":[13,53],"an":[14],"efficient":[15],"way":[16],"to":[17,35],"improve":[18],"the":[19,22,46,59,64],"performance":[20],"of":[21,31],"communication.":[24,94],"This":[25],"paper":[26],"first":[27],"performs":[28],"delay":[29],"analysis":[30],"a":[32,38,48],"wire":[34],"work":[36],"with":[37],"pre-emphasis":[39,50,60,84],"circuit":[40,51,61,85],"time":[42],"domain.":[43],"Based":[44],"on":[45],"analysis,":[47],"new":[49,83],"design":[52,86],"proposed.":[54],"Simulation":[55],"results":[56],"show":[57],"that":[58],"can":[62,87],"increase":[63],"link":[65,80],"bandwidth":[66],"by":[67],"more":[68],"than":[69],"40%":[70],"20%":[72],"capacitive":[74],"capacitive-resistive":[76],"coupled":[77],"10mm":[78],"respectively.":[81],"The":[82],"be":[88],"applied":[89],"high":[91]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}