{"id":"https://openalex.org/W2170757311","doi":"https://doi.org/10.1109/iscas.2012.6271852","title":"Trigger-wave collision detecting asynchronous cellular logic array for fast image skeletonization","display_name":"Trigger-wave collision detecting asynchronous cellular logic array for fast image skeletonization","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2170757311","doi":"https://doi.org/10.1109/iscas.2012.6271852","mag":"2170757311"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5008891938","display_name":"Przemyslaw Mroszczyk","orcid":"https://orcid.org/0000-0002-7586-1839"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Przemyslaw Mroszczyk","raw_affiliation_strings":["School of Electrical & Electronic Engineering, The University of Manchester, Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronic Engineering, The University of Manchester, Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057658631","display_name":"Piotr Dudek","orcid":"https://orcid.org/0000-0002-6511-6165"},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Piotr Dudek","raw_affiliation_strings":["School of Electrical & Electronic Engineering, The University of Manchester, Manchester, United Kingdom"],"affiliations":[{"raw_affiliation_string":"School of Electrical & Electronic Engineering, The University of Manchester, Manchester, United Kingdom","institution_ids":["https://openalex.org/I28407311"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5008891938"],"corresponding_institution_ids":["https://openalex.org/I28407311"],"apc_list":null,"apc_paid":null,"fwci":1.6847,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85249277,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"51","issue":null,"first_page":"2653","last_page":"2656"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12162","display_name":"Cellular Automata and Applications","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9973000288009644,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/skeletonization","display_name":"Skeletonization","score":0.847948431968689},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6696950197219849},{"id":"https://openalex.org/keywords/pixel","display_name":"Pixel","score":0.6300171613693237},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6188267469406128},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5420381426811218},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.4847392737865448},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.45714807510375977},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4336453378200531},{"id":"https://openalex.org/keywords/parallel-processing","display_name":"Parallel processing","score":0.4275131821632385},{"id":"https://openalex.org/keywords/simd","display_name":"SIMD","score":0.41287827491760254},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3812139332294464},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3177146017551422},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.26912617683410645},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.26771581172943115},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2379833161830902},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.21911892294883728},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16436076164245605},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11722925305366516},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.10982736945152283}],"concepts":[{"id":"https://openalex.org/C23951316","wikidata":"https://www.wikidata.org/wiki/Q1984140","display_name":"Skeletonization","level":2,"score":0.847948431968689},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6696950197219849},{"id":"https://openalex.org/C160633673","wikidata":"https://www.wikidata.org/wiki/Q355198","display_name":"Pixel","level":2,"score":0.6300171613693237},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6188267469406128},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5420381426811218},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.4847392737865448},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.45714807510375977},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4336453378200531},{"id":"https://openalex.org/C106515295","wikidata":"https://www.wikidata.org/wiki/Q26806595","display_name":"Parallel processing","level":2,"score":0.4275131821632385},{"id":"https://openalex.org/C150552126","wikidata":"https://www.wikidata.org/wiki/Q339387","display_name":"SIMD","level":2,"score":0.41287827491760254},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3812139332294464},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3177146017551422},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.26912617683410645},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26771581172943115},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2379833161830902},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.21911892294883728},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16436076164245605},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11722925305366516},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.10982736945152283},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2012.6271852","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271852","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/042f0350-9796-4662-b2d9-de0f135a8788","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/042f0350-9796-4662-b2d9-de0f135a8788","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Mroszczyk, P & Dudek, P 2012, Trigger-wave collision detecting asynchronous cellular logic array for fast image skeletonization. in IEEE International Symposium on Circuits and Systems, ISCAS 2012. pp. 2653-2656, 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, 1/07/12. https://doi.org/10.1109/ISCAS.2012.6271852","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:oai:pure.atira.dk:publications/042f0350-9796-4662-b2d9-de0f135a8788","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/triggerwave-collision-detecting-asynchronous-cellular-logic-array-for-fast-image-skeletonization(042f0350-9796-4662-b2d9-de0f135a8788).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Mroszczyk, P & Dudek, P 2012, Trigger-wave collision detecting asynchronous cellular logic array for fast image skeletonization. in IEEE International Symposium on Circuits and Systems, ISCAS 2012. pp. 2653-2656, 2012 IEEE International Symposium on Circuits and Systems, ISCAS 2012, Seoul, 1/07/12. https://doi.org/10.1109/ISCAS.2012.6271852","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1939363929","display_name":null,"funder_award_id":"EP/H017453/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G4289043805","display_name":null,"funder_award_id":"EP/H023623/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1496662715","https://openalex.org/W1528444979","https://openalex.org/W1541960437","https://openalex.org/W1979102775","https://openalex.org/W2009868131","https://openalex.org/W2062952706","https://openalex.org/W2104839467","https://openalex.org/W2117148079","https://openalex.org/W2117444827","https://openalex.org/W2139946453","https://openalex.org/W2158008371","https://openalex.org/W6631648651"],"related_works":["https://openalex.org/W2065177255","https://openalex.org/W2013845618","https://openalex.org/W2156571376","https://openalex.org/W1667038987","https://openalex.org/W2096870795","https://openalex.org/W2167865373","https://openalex.org/W2038729084","https://openalex.org/W2006445609","https://openalex.org/W2117894653","https://openalex.org/W1912915651"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,32,41,57,110],"design":[4],"of":[5,27,36,73,80,87,113],"an":[6,21,85],"asynchronous":[7,58],"cellular":[8],"logic":[9,29,60],"array":[10,25,98],"for":[11,40],"binary":[12],"image":[13,115],"processing":[14,50,65,116],"algorithms":[15],"based":[16],"on":[17],"wave":[18],"propagation/collision":[19],"in":[20,63,92,105],"excitable":[22],"medium.":[23],"The":[24,77,96],"consists":[26,79],"identical":[28],"cells":[30],"enabling":[31],"propagation":[33],"and":[34,48,70,83],"detection":[35],"wave-front":[37],"collisions":[38],"necessary":[39],"object":[42],"skeletonization.":[43],"Low":[44],"power,":[45],"low":[46],"area":[47,86],"high":[49],"speed":[51],"requirements":[52],"were":[53],"met":[54],"by":[55],"employing":[56],"dynamic":[59],"approach":[61],"resulting":[62],"a":[64,103],"time":[66],"less":[67,74],"than":[68,75],"0.45ns/pixel":[69],"energy":[71],"consumption":[72],"0.15pJ/pixel.":[76],"cell":[78],"19":[81],"transistors":[82],"occupies":[84],"7.5\u00d76.3\u03bcm":[88],"<sup":[89],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[90],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[91],"90nm":[93],"CMOS":[94],"technology.":[95],"proposed":[97],"could":[99],"be":[100],"used":[101],"as":[102],"coprocessor":[104],"pixel-parallel":[106],"SIMD":[107],"architectures":[108],"aiding":[109],"fast":[111],"execution":[112],"medium-level":[114],"algorithms.":[117]},"counts_by_year":[{"year":2023,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2014,"cited_by_count":3},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}