{"id":"https://openalex.org/W2038714764","doi":"https://doi.org/10.1109/iscas.2012.6271840","title":"A power management architecture for fast per-core DVFS in heterogeneous MPSoCs","display_name":"A power management architecture for fast per-core DVFS in heterogeneous MPSoCs","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2038714764","doi":"https://doi.org/10.1109/iscas.2012.6271840","mag":"2038714764"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5050298468","display_name":"Sebastian H\u00f6ppner","orcid":"https://orcid.org/0000-0002-9938-2736"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Sebastian Hoppner","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021145944","display_name":"Chenming Shao","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Chenming Shao","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015001805","display_name":"Holger Eisenreich","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Holger Eisenreich","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059380044","display_name":"Georg Ellguth","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Georg Ellguth","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069536274","display_name":"Mario Ander","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Mario Ander","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110046407","display_name":"Ren\u00e9 Sch\u00fcffny","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Rene Schuffny","raw_affiliation_strings":["Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical Engineering and Information Technology, Technische Universit\u00e4t Dresden, Germany#TAB#","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"261","last_page":"264"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.6385427713394165},{"id":"https://openalex.org/keywords/parasitic-extraction","display_name":"Parasitic extraction","score":0.5719318985939026},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5444291234016418},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.537283718585968},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5356627702713013},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5275169014930725},{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.4685198962688446},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4411293566226959},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.43769699335098267},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3476467728614807},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33809781074523926},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.31935185194015503},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.26571542024612427},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1977214515209198}],"concepts":[{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.6385427713394165},{"id":"https://openalex.org/C159818811","wikidata":"https://www.wikidata.org/wiki/Q7135947","display_name":"Parasitic extraction","level":2,"score":0.5719318985939026},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5444291234016418},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.537283718585968},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5356627702713013},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5275169014930725},{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.4685198962688446},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4411293566226959},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.43769699335098267},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3476467728614807},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33809781074523926},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.31935185194015503},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.26571542024612427},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1977214515209198},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271840","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271840","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320321114","display_name":"Bundesministerium f\u00fcr Bildung und Forschung","ror":"https://ror.org/04pz7b180"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1989315484","https://openalex.org/W2023139685","https://openalex.org/W2065980112","https://openalex.org/W2115611348","https://openalex.org/W2116175063","https://openalex.org/W2119143324","https://openalex.org/W2121397687","https://openalex.org/W2123783696","https://openalex.org/W2126416778","https://openalex.org/W2127039903","https://openalex.org/W2139893873","https://openalex.org/W2163947402","https://openalex.org/W4246982917","https://openalex.org/W4249633656","https://openalex.org/W6677377052"],"related_works":["https://openalex.org/W1976012348","https://openalex.org/W4213354734","https://openalex.org/W2100119427","https://openalex.org/W2614713859","https://openalex.org/W2002682434","https://openalex.org/W2137671689","https://openalex.org/W4387782849","https://openalex.org/W2113449380","https://openalex.org/W2012131147","https://openalex.org/W3146394219"],"abstract_inverted_index":{"This":[0,63],"paper":[1],"presents":[2],"a":[3,53],"power":[4,44],"management":[5,45],"architecture":[6,64],"for":[7,27,39,50],"MPSoCs":[8],"that":[9],"allows":[10],"fast":[11],"switching":[12],"between":[13],"multiple":[14],"onchip":[15],"supply":[16,30,40,57],"voltage":[17,89],"levels":[18],"per":[19],"core.":[20],"Operation":[21],"is":[22,47],"based":[23],"on":[24],"distinct":[25],"scenarios":[26],"power-up":[28],"and":[29,75],"level":[31,77],"change,":[32],"with":[33,86],"individual":[34],"numbers":[35],"of":[36,56,91],"pre-charge":[37],"switches":[38],"noise":[41],"reduction.":[42],"The":[43],"controller":[46],"highly":[48],"configurable":[49],"adaption":[51],"to":[52],"wide":[54],"range":[55],"network":[58],"parasitics":[59],"in":[60,70,82],"heterogeneous":[61],"MPSoCs.":[62],"has":[65],"been":[66],"validated":[67],"by":[68],"measurements":[69],"65nm":[71],"CMOS":[72],"technology.":[73],"Power-up":[74],"DVFS":[76],"changes":[78],"can":[79],"be":[80],"performed":[81],"less":[83],"than":[84],"20ns":[85],"reduced":[87],"parasitic":[88],"drop":[90],"active":[92],"cores.":[93]},"counts_by_year":[{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":3},{"year":2017,"cited_by_count":4},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":3},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}