{"id":"https://openalex.org/W2016853620","doi":"https://doi.org/10.1109/iscas.2012.6271814","title":"A 32nm tunnel FET SRAM for ultra low leakage","display_name":"A 32nm tunnel FET SRAM for ultra low leakage","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2016853620","doi":"https://doi.org/10.1109/iscas.2012.6271814","mag":"2016853620"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5089240668","display_name":"Adam Makosiej","orcid":null},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Adam Makosiej","raw_affiliation_strings":["Institut Superieur d'Electronique de Paris, Paris, France","Institut Superieur d'Electronique de Paris (ISEP) France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris, Paris, France","institution_ids":["https://openalex.org/I122941322"]},{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris (ISEP) France#TAB#","institution_ids":["https://openalex.org/I122941322"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010193910","display_name":"Rutwick Kumar Kashyap","orcid":null},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Rutwick Kumar Kashyap","raw_affiliation_strings":["Institut Superieur d'Electronique de Paris, Paris, France","Institut Superieur d'Electronique de Paris (ISEP) France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris, Paris, France","institution_ids":["https://openalex.org/I122941322"]},{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris (ISEP) France#TAB#","institution_ids":["https://openalex.org/I122941322"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053190499","display_name":"Andrei Vladimirescu","orcid":null},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Andrei Vladimirescu","raw_affiliation_strings":["Institut Superieur d'Electronique de Paris, Paris, France","Institut Superieur d'Electronique de Paris (ISEP) France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris, Paris, France","institution_ids":["https://openalex.org/I122941322"]},{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris (ISEP) France#TAB#","institution_ids":["https://openalex.org/I122941322"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021923749","display_name":"Amara Amara","orcid":"https://orcid.org/0000-0002-9511-0899"},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Amara Amara","raw_affiliation_strings":["Institut Superieur d'Electronique de Paris, Paris, France","Institut Superieur d'Electronique de Paris (ISEP) France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris, Paris, France","institution_ids":["https://openalex.org/I122941322"]},{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris (ISEP) France#TAB#","institution_ids":["https://openalex.org/I122941322"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5113772129","display_name":"Costin Anghel","orcid":null},"institutions":[{"id":"https://openalex.org/I122941322","display_name":"Institut Sup\u00e9rieur d'\u00c9lectronique de Paris","ror":"https://ror.org/00yw34h52","country_code":"FR","type":"education","lineage":["https://openalex.org/I122941322"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Costin Anghel","raw_affiliation_strings":["Institut Superieur d'Electronique de Paris, Paris, France","Institut Superieur d'Electronique de Paris (ISEP) France#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris, Paris, France","institution_ids":["https://openalex.org/I122941322"]},{"raw_affiliation_string":"Institut Superieur d'Electronique de Paris (ISEP) France#TAB#","institution_ids":["https://openalex.org/I122941322"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I122941322"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":19,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"62","issue":null,"first_page":"2517","last_page":"2520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8105632662773132},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6599586009979248},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6415837407112122},{"id":"https://openalex.org/keywords/leakage-power","display_name":"Leakage power","score":0.5460032820701599},{"id":"https://openalex.org/keywords/standby-power","display_name":"Standby power","score":0.5412641763687134},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.537419319152832},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.5029258131980896},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.49571001529693604},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.47024527192115784},{"id":"https://openalex.org/keywords/subthreshold-slope","display_name":"Subthreshold slope","score":0.4150451719760895},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36445480585098267},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.36133724451065063},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.32334694266319275},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.2997279465198517},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2644108533859253},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2537028193473816},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.23562708497047424}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8105632662773132},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6599586009979248},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6415837407112122},{"id":"https://openalex.org/C2987719587","wikidata":"https://www.wikidata.org/wiki/Q1811428","display_name":"Leakage power","level":4,"score":0.5460032820701599},{"id":"https://openalex.org/C7140552","wikidata":"https://www.wikidata.org/wiki/Q1366402","display_name":"Standby power","level":3,"score":0.5412641763687134},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.537419319152832},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.5029258131980896},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.49571001529693604},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.47024527192115784},{"id":"https://openalex.org/C103566474","wikidata":"https://www.wikidata.org/wiki/Q7632226","display_name":"Subthreshold slope","level":5,"score":0.4150451719760895},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36445480585098267},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.36133724451065063},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.32334694266319275},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.2997279465198517},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2644108533859253},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2537028193473816},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.23562708497047424},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271814","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271814","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W1876422086","https://openalex.org/W2022131515","https://openalex.org/W2030768861","https://openalex.org/W2140378133","https://openalex.org/W3165267979"],"related_works":["https://openalex.org/W1186362247","https://openalex.org/W1995720339","https://openalex.org/W2545890115","https://openalex.org/W2483800719","https://openalex.org/W2905928227","https://openalex.org/W4235745934","https://openalex.org/W2062469423","https://openalex.org/W2095078040","https://openalex.org/W2040326261","https://openalex.org/W1776035293"],"abstract_inverted_index":{"This":[0],"paper":[1],"describes":[2],"the":[3,23,26,57,106],"applicability":[4],"of":[5,25,43,56,109],"Tunnel":[6],"FETs":[7],"to":[8,21,39,143],"commercial":[9],"embedded":[10,140],"Static":[11,96],"Random-Access":[12],"Memories":[13],"(SRAM).":[14],"Numerical":[15],"device":[16],"simulations":[17],"were":[18],"used":[19],"first":[20],"optimize":[22],"performance":[24],"TFET.":[27],"The":[28,92,118],"optimized":[29],"TFETs":[30,135],"show":[31,133],"a":[32,40],"steeper":[33],"subthreshold":[34],"slope":[35],"than":[36,123],"CMOS":[37],"leading":[38],"5":[41],"orders":[42],"magnitude":[44],"reduction":[45],"in":[46,113],"standby":[47],"current.":[48],"A":[49,68],"look-up":[50],"table":[51],"model":[52],"for":[53,139],"circuit":[54],"simulation":[55],"TFET":[58,69,82],"was":[59],"developed":[60],"based":[61],"on":[62],"characteristics":[63],"obtained":[64],"from":[65],"TCAD":[66],"simulations.":[67],"SRAM":[70,83],"cell":[71,84,119],"is":[72,77,121],"proposed":[73],"and":[74,94,103,111,115],"its":[75],"stability":[76],"analyzed.":[78],"Our":[79,131],"novel":[80],"8T":[81],"operates":[85],"at":[86,101,125],"V":[87,126],"<sub":[88,127],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[89,128],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[90,129],"=1V.":[91,130],"Read":[93],"Write":[95],"Noise":[97],"Margins":[98],"are":[99,136],"evaluated":[100],"120mV":[102],"200mV,":[104],"with":[105],"operation":[107],"speed":[108],"300MHz":[110],"1GHz":[112],"read":[114],"write":[116],"respectively.":[117],"leakage":[120],"less":[122],"10fA":[124],"results":[132],"that":[134],"excellent":[137],"candidates":[138],"SRAMs":[141],"due":[142],"their":[144],"Ultra-Low":[145],"Standby":[146],"Power":[147],"(LSTP).":[148]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":4},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}