{"id":"https://openalex.org/W1984375485","doi":"https://doi.org/10.1109/iscas.2012.6271798","title":"Synthesis based introduction to opamps and phase locked loops","display_name":"Synthesis based introduction to opamps and phase locked loops","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W1984375485","doi":"https://doi.org/10.1109/iscas.2012.6271798","mag":"1984375485"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080522900","display_name":"Nagendra Krishnapura","orcid":"https://orcid.org/0000-0002-8429-8910"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"education","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Nagendra Krishnapura","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai 600 036, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai 600 036, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5080522900"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.4123,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50459841,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"2461","last_page":"2464"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9696000218391418,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9696000218391418,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9638000130653381,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11283","display_name":"Experimental Learning in Engineering","score":0.9571999907493591,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/operational-amplifier","display_name":"Operational amplifier","score":0.8450703024864197},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.772948145866394},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.5611748695373535},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.5547533631324768},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5516588687896729},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.5032445788383484},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.47925615310668945},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.46570640802383423},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4493749439716339},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43142348527908325},{"id":"https://openalex.org/keywords/feedback-loop","display_name":"Feedback loop","score":0.4282112121582031},{"id":"https://openalex.org/keywords/closed-loop","display_name":"Closed loop","score":0.41975873708724976},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.4000878930091858},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.30196940898895264},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.2910076379776001},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24052715301513672},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2028120458126068},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.0893310010433197},{"id":"https://openalex.org/keywords/control","display_name":"Control (management)","score":0.08050975203514099}],"concepts":[{"id":"https://openalex.org/C145366948","wikidata":"https://www.wikidata.org/wiki/Q178947","display_name":"Operational amplifier","level":4,"score":0.8450703024864197},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.772948145866394},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.5611748695373535},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.5547533631324768},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5516588687896729},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.5032445788383484},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.47925615310668945},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.46570640802383423},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4493749439716339},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43142348527908325},{"id":"https://openalex.org/C186886427","wikidata":"https://www.wikidata.org/wiki/Q5441213","display_name":"Feedback loop","level":2,"score":0.4282112121582031},{"id":"https://openalex.org/C3019251811","wikidata":"https://www.wikidata.org/wiki/Q5135346","display_name":"Closed loop","level":2,"score":0.41975873708724976},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.4000878930091858},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.30196940898895264},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.2910076379776001},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24052715301513672},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2028120458126068},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.0893310010433197},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.08050975203514099},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.5199999809265137}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W644635519","https://openalex.org/W1566916904","https://openalex.org/W1599994156","https://openalex.org/W2049457935"],"related_works":["https://openalex.org/W2366352762","https://openalex.org/W2613964090","https://openalex.org/W1576949837","https://openalex.org/W2081322886","https://openalex.org/W4386620376","https://openalex.org/W2481612820","https://openalex.org/W2558015143","https://openalex.org/W2107150885","https://openalex.org/W2778446061","https://openalex.org/W2577112555"],"abstract_inverted_index":{"The":[0,55,70],"opamp":[1,37],"and":[2,31,50],"the":[3,11,23,26,29],"phase":[4,56],"locked":[5,57],"loop":[6,58],"can":[7],"be":[8,42],"synthesized":[9,60],"from":[10,73],"prototype":[12],"negative":[13,85],"feedback":[14,86],"system":[15,49],"which":[16],"uses":[17],"an":[18],"integrator":[19],"to":[20,41,66,79],"continuously":[21],"drive":[22],"output":[24],"until":[25],"error":[27],"between":[28,83],"desired":[30],"actual":[32],"outputs":[33],"becomes":[34],"zero.":[35],"Different":[36],"topologies":[38],"are":[39],"shown":[40],"logical":[43],"outcomes":[44],"of":[45],"synthesizing":[46],"such":[47],"a":[48,62,67,74],"progressively":[51],"improving":[52],"its":[53],"performance.":[54],"is":[59],"as":[61],"frequency":[63],"multiplier,":[64],"analogous":[65],"voltage":[68],"amplifier.":[69],"synthetic":[71],"approach":[72],"common":[75],"foundation":[76],"helps":[77],"students":[78],"easily":[80],"make":[81],"connections":[82],"different":[84],"circuits.":[87]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}