{"id":"https://openalex.org/W1996511951","doi":"https://doi.org/10.1109/iscas.2012.6271676","title":"An audio clock regenerator with a wide dividing ratio for HDMI","display_name":"An audio clock regenerator with a wide dividing ratio for HDMI","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W1996511951","doi":"https://doi.org/10.1109/iscas.2012.6271676","mag":"1996511951"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016985150","display_name":"Seung-Wuk Oh","orcid":null},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Seung-Wuk Oh","raw_affiliation_strings":["Department of Electronics Engineering, INHA University, Incheon, South Korea","Dep. of Electronics Engineering, INHA University, 253 Yonghyun-dong, Nam-Gu, Incheon 402-751, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, INHA University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]},{"raw_affiliation_string":"Dep. of Electronics Engineering, INHA University, 253 Yonghyun-dong, Nam-Gu, Incheon 402-751, Korea","institution_ids":["https://openalex.org/I191879574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100769208","display_name":"Sang-Ho Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I4210114087","display_name":"Silicon Works (South Korea)","ror":"https://ror.org/02gada206","country_code":"KR","type":"company","lineage":["https://openalex.org/I4210114087"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Sang-Ho Kim","raw_affiliation_strings":["Silicon Works Company Limited, Goyang-si, Gyeonggi, South Korea","Silicon Works, 867 Janghang 2-dong, Ilsandong-gu, Goyang-si, Gyeonggi-do 410-837, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Silicon Works Company Limited, Goyang-si, Gyeonggi, South Korea","institution_ids":[]},{"raw_affiliation_string":"Silicon Works, 867 Janghang 2-dong, Ilsandong-gu, Goyang-si, Gyeonggi-do 410-837, Korea","institution_ids":["https://openalex.org/I4210114087"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035110848","display_name":"Jin-Ku Kang","orcid":"https://orcid.org/0000-0002-3752-3740"},"institutions":[{"id":"https://openalex.org/I191879574","display_name":"Inha University","ror":"https://ror.org/01easw929","country_code":"KR","type":"education","lineage":["https://openalex.org/I191879574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jin-Ku Kang","raw_affiliation_strings":["Department of Electronics Engineering, INHA University, Incheon, South Korea","Dep. of Electronics Engineering, INHA University, 253 Yonghyun-dong, Nam-Gu, Incheon 402-751, Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics Engineering, INHA University, Incheon, South Korea","institution_ids":["https://openalex.org/I191879574"]},{"raw_affiliation_string":"Dep. of Electronics Engineering, INHA University, 253 Yonghyun-dong, Nam-Gu, Incheon 402-751, Korea","institution_ids":["https://openalex.org/I191879574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4997,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.67679907,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"2019","last_page":"2022"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6964609622955322},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5109240412712097},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.509807288646698},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4432179629802704},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.4309975504875183},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.42408493161201477},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40545403957366943},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3646337389945984},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34908467531204224},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.32033485174179077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.27512800693511963},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2654516398906708},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.19452974200248718},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13361400365829468}],"concepts":[{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6964609622955322},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5109240412712097},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.509807288646698},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4432179629802704},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.4309975504875183},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.42408493161201477},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40545403957366943},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3646337389945984},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34908467531204224},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.32033485174179077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.27512800693511963},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2654516398906708},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.19452974200248718},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13361400365829468},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W1992376115","https://openalex.org/W2018704819","https://openalex.org/W2114953806","https://openalex.org/W2164045198","https://openalex.org/W2479316952","https://openalex.org/W3142075743","https://openalex.org/W4285719527","https://openalex.org/W6721251605"],"related_works":["https://openalex.org/W2052455055","https://openalex.org/W4386968318","https://openalex.org/W2001020839","https://openalex.org/W2090237663","https://openalex.org/W2147289961","https://openalex.org/W2474747038","https://openalex.org/W2114711633","https://openalex.org/W3013924136","https://openalex.org/W2377749234","https://openalex.org/W1995486566"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,26,86],"clock":[4,33,44],"regenerator":[5],"using":[6,106],"two":[7,78],"2nd":[8],"order":[9],"\u03a3-\u0394":[10,80],"(sigma-delta)":[11],"modulators":[12],"for":[13,31,58],"wide":[14,88],"range":[15,89],"of":[16,42,70,90],"dividing":[17,92],"ratio":[18,41,93],"as":[19,94],"HDMI":[20,95],"standard.":[21],"The":[22,35,102],"proposed":[23,83],"circuit":[24,84,103],"adopts":[25],"fractional-N":[27],"frequency":[28],"synthesis":[29],"architecture":[30],"PLL-based":[32],"regeneration.":[34],"source":[36],"device":[37,57],"sends":[38],"N":[39,72],"(Dividing":[40],"video":[43],"to":[45,54],"TMDS":[46],"clock)":[47],"and":[48,67,73,97,109],"CTS":[49,74],"(Cycle":[50],"Time":[51],"Stamp)":[52],"values":[53,75],"the":[55,60,65,71,82,91],"sink":[56],"regenerating":[59],"audio":[61],"clock.":[62],"By":[63],"processing":[64],"integer":[66],"fractional":[68],"part":[69],"separately":[76],"at":[77],"different":[79],"modulators,":[81],"covers":[85],"very":[87],"standard":[96],"occupies":[98],"small":[99],"chip":[100],"area.":[101],"is":[104],"fabricated":[105],"0.18um":[107],"CMOS":[108],"shows":[110],"13mW":[111],"power":[112],"consumption":[113],"with":[114],"on-chip":[115],"loop":[116],"filter.":[117]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}