{"id":"https://openalex.org/W2030373615","doi":"https://doi.org/10.1109/iscas.2012.6271622","title":"State space modeling for sub-threshold SRAM stability analysis","display_name":"State space modeling for sub-threshold SRAM stability analysis","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2030373615","doi":"https://doi.org/10.1109/iscas.2012.6271622","mag":"2030373615"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054504561","display_name":"Janna Mezhibovsky","orcid":null},"institutions":[{"id":"https://openalex.org/I124227911","display_name":"Ben-Gurion University of the Negev","ror":"https://ror.org/05tkyf982","country_code":"IL","type":"education","lineage":["https://openalex.org/I124227911"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Janna Mezhibovsky","raw_affiliation_strings":["The Low Power Circuits and Systems Lab (LPC&S), Ben-Gurion University of the Negev, Be'er Sheva, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Low Power Circuits and Systems Lab (LPC&S), Ben-Gurion University of the Negev, Be'er Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I124227911","display_name":"Ben-Gurion University of the Negev","ror":"https://ror.org/05tkyf982","country_code":"IL","type":"education","lineage":["https://openalex.org/I124227911"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["The Low Power Circuits and Systems Lab (LPC&S), Ben-Gurion University of the Negev, Be'er Sheva, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Low Power Circuits and Systems Lab (LPC&S), Ben-Gurion University of the Negev, Be'er Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I124227911","display_name":"Ben-Gurion University of the Negev","ror":"https://ror.org/05tkyf982","country_code":"IL","type":"education","lineage":["https://openalex.org/I124227911"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["The Low Power Circuits and Systems Lab (LPC&S), Ben-Gurion University of the Negev, Be'er Sheva, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The Low Power Circuits and Systems Lab (LPC&S), Ben-Gurion University of the Negev, Be'er Sheva, Israel","institution_ids":["https://openalex.org/I124227911"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I124227911"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1823","last_page":"1826"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.723824679851532},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.658717691898346},{"id":"https://openalex.org/keywords/stability","display_name":"Stability (learning theory)","score":0.6222320199012756},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.6192979216575623},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6150025129318237},{"id":"https://openalex.org/keywords/state-space","display_name":"State space","score":0.576244592666626},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.5603854060173035},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5468286871910095},{"id":"https://openalex.org/keywords/noise-margin","display_name":"Noise margin","score":0.5240507125854492},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.46660301089286804},{"id":"https://openalex.org/keywords/state","display_name":"State (computer science)","score":0.4404579997062683},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4158136248588562},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38885870575904846},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.318989634513855},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2862427234649658},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24660474061965942},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2393321692943573},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1874619424343109},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1596885621547699},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.14965754747390747},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11970347166061401},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10022959113121033}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.723824679851532},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.658717691898346},{"id":"https://openalex.org/C112972136","wikidata":"https://www.wikidata.org/wiki/Q7595718","display_name":"Stability (learning theory)","level":2,"score":0.6222320199012756},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.6192979216575623},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6150025129318237},{"id":"https://openalex.org/C72434380","wikidata":"https://www.wikidata.org/wiki/Q230930","display_name":"State space","level":2,"score":0.576244592666626},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.5603854060173035},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5468286871910095},{"id":"https://openalex.org/C179499742","wikidata":"https://www.wikidata.org/wiki/Q1324892","display_name":"Noise margin","level":4,"score":0.5240507125854492},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.46660301089286804},{"id":"https://openalex.org/C48103436","wikidata":"https://www.wikidata.org/wiki/Q599031","display_name":"State (computer science)","level":2,"score":0.4404579997062683},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4158136248588562},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38885870575904846},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.318989634513855},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2862427234649658},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24660474061965942},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2393321692943573},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1874619424343109},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1596885621547699},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.14965754747390747},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11970347166061401},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10022959113121033},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271622","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271622","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2018341838","https://openalex.org/W2080326481","https://openalex.org/W2087114849","https://openalex.org/W2118016286","https://openalex.org/W2123278390","https://openalex.org/W2126121246","https://openalex.org/W2133001586","https://openalex.org/W2144289559","https://openalex.org/W2152829514","https://openalex.org/W2164201897","https://openalex.org/W2532566664","https://openalex.org/W3150965261","https://openalex.org/W4254168948","https://openalex.org/W4255246482","https://openalex.org/W6672033794"],"related_works":["https://openalex.org/W2117824263","https://openalex.org/W2134421493","https://openalex.org/W3086682201","https://openalex.org/W2118528827","https://openalex.org/W2743772479","https://openalex.org/W1582224818","https://openalex.org/W2775062502","https://openalex.org/W2044270051","https://openalex.org/W4285609043","https://openalex.org/W2894151971"],"abstract_inverted_index":{"Continuous":[0],"technology":[1],"scaling":[2],"has":[3],"made":[4],"traditional":[5,108],"Static":[6],"Noise":[7,19],"Margin":[8,20],"metrics":[9,23],"for":[10,26,45,55,66],"stability":[11,47],"analysis":[12],"of":[13,42,83,92,102],"SRAM":[14,57],"bitcells":[15,85],"insufficient.":[16],"Today,":[17],"Dynamic":[18],"analyses":[21],"and":[22,49,68,73,80],"are":[24],"necessary":[25],"state-of-the-art":[27],"bitcell":[28,58],"design,":[29],"especially":[30],"under":[31],"problematic":[32],"low-voltage":[33],"operation.":[34],"In":[35],"this":[36],"paper,":[37],"we":[38],"overview":[39],"the":[40,61,93],"concept":[41],"state-space":[43,67],"modeling":[44],"dynamic":[46],"analysis,":[48],"then":[50],"develop":[51],"an":[52],"analytical":[53],"method":[54],"evaluating":[56],"operation":[59],"in":[60,86,96],"sub-threshold":[62],"regime.":[63],"An":[64],"algorithm":[65],"phase-portrait":[69],"plotting":[70],"is":[71],"proposed":[72],"shown":[74],"to":[75],"correctly":[76],"predict":[77],"subthreshold":[78],"hold":[79],"write":[81],"behavior":[82],"standard":[84],"a":[87],"40nm":[88],"CMOS":[89],"technology.":[90],"Implementation":[91],"presented":[94],"technique":[95],"mathematical":[97],"CAD":[98],"tools":[99],"provides":[100],"orders":[101],"magnitude":[103],"faster":[104],"evaluation":[105],"than":[106],"using":[107],"brute":[109],"force":[110],"approaches.":[111]},"counts_by_year":[{"year":2014,"cited_by_count":5},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}