{"id":"https://openalex.org/W2171158799","doi":"https://doi.org/10.1109/iscas.2012.6271574","title":"A chip-to-chip clock-deskewing circuit for 3-D ICs","display_name":"A chip-to-chip clock-deskewing circuit for 3-D ICs","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2171158799","doi":"https://doi.org/10.1109/iscas.2012.6271574","mag":"2171158799"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271574","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5085960300","display_name":"Ai-Jia Chuang","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ai-Jia Chuang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112468332","display_name":"Yu Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]},{"id":"https://openalex.org/I4210148468","display_name":"Industrial Technology Research Institute","ror":"https://ror.org/05szzwt63","country_code":"TW","type":"nonprofit","lineage":["https://openalex.org/I4210148468"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yu Lee","raw_affiliation_strings":["Communications Research Laboratories, Industrial Technology and Research Institute, Hsinchu, Taiwan","Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Communications Research Laboratories, Industrial Technology and Research Institute, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148468"]},{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5066897196","display_name":"Ching\u2010Yuan Yang","orcid":"https://orcid.org/0000-0002-5335-3665"},"institutions":[{"id":"https://openalex.org/I162838928","display_name":"National Chung Hsing University","ror":"https://ror.org/05vn3ca78","country_code":"TW","type":"education","lineage":["https://openalex.org/I162838928"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Ching-Yuan Yang","raw_affiliation_strings":["Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Chung Hsing University, Taichung, Taiwan","institution_ids":["https://openalex.org/I162838928"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.2369,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.79710542,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"34","issue":null,"first_page":"1652","last_page":"1655"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.8198117613792419},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.7126889228820801},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6583664417266846},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.5975127220153809},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.546970009803772},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5249711871147156},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.48223981261253357},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4513383209705353},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.43606239557266235},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4319000542163849},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.43029627203941345},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4148937463760376},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.3922100067138672},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.37865495681762695},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37300825119018555},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.359960675239563},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.2822945713996887},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.2633514106273651},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2280040681362152},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22687113285064697},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.08776050806045532}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.8198117613792419},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.7126889228820801},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6583664417266846},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.5975127220153809},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.546970009803772},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5249711871147156},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.48223981261253357},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4513383209705353},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.43606239557266235},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4319000542163849},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.43029627203941345},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4148937463760376},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.3922100067138672},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.37865495681762695},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37300825119018555},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.359960675239563},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.2822945713996887},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.2633514106273651},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2280040681362152},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22687113285064697},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.08776050806045532},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271574","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271574","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.800000011920929,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1515530584","https://openalex.org/W2050407686","https://openalex.org/W2091827895","https://openalex.org/W2105151576","https://openalex.org/W2129393153","https://openalex.org/W2164431584","https://openalex.org/W2394874122","https://openalex.org/W2481508967","https://openalex.org/W6631019475"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2052455055","https://openalex.org/W4386968318","https://openalex.org/W2474747038","https://openalex.org/W2040807843","https://openalex.org/W2161776375","https://openalex.org/W2169622190","https://openalex.org/W2559451387","https://openalex.org/W2285301449","https://openalex.org/W1691859631"],"abstract_inverted_index":{"A":[0],"clock-deskewing":[1],"circuit":[2],"(CDC)":[3],"using":[4],"a":[5,18,30,58],"dual":[6],"delay-locked-loop":[7],"technique":[8],"is":[9,38,46,55],"presented.":[10],"The":[11],"CDC":[12,54],"can":[13],"synchronize":[14],"the":[15,34,42,53],"clocks":[16],"for":[17],"chip-to-chip":[19],"system":[20],"without":[21],"delay":[22,26],"measurements":[23],"and":[24,41],"dummy":[25],"elements.":[27],"Simulated":[28],"in":[29],"0.18\u00b5m":[31],"CMOS":[32],"technology,":[33],"maximum":[35],"operating":[36],"frequency":[37],"1.5":[39],"GHz":[40],"cycle-to-cycle":[43],"clock":[44],"jitter":[45],"7.74":[47],"ps.":[48],"Total":[49],"power":[50],"dissipation":[51],"of":[52],"56mW":[56],"under":[57],"1.8-V":[59],"supply.":[60]},"counts_by_year":[{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2017,"cited_by_count":2},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}