{"id":"https://openalex.org/W2011778323","doi":"https://doi.org/10.1109/iscas.2012.6271557","title":"Memristors and memristive circuits - an overview","display_name":"Memristors and memristive circuits - an overview","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2011778323","doi":"https://doi.org/10.1109/iscas.2012.6271557","mag":"2011778323"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5012451668","display_name":"Ronald Tetzlaff","orcid":"https://orcid.org/0000-0001-7436-0103"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Ronald Tetzlaff","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical and Computer Engineering Technische Universit\u00e4t Dresden Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering Technische Universit\u00e4t Dresden Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005726838","display_name":"Torsten C. Schmidt","orcid":"https://orcid.org/0000-0003-1107-4403"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Torsten Schmidt","raw_affiliation_strings":["Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","Faculty of Electrical and Computer Engineering Technische Universit\u00e4t Dresden Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering, Technische Universit\u00e4t Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]},{"raw_affiliation_string":"Faculty of Electrical and Computer Engineering Technische Universit\u00e4t Dresden Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1590","last_page":"1595"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9616304636001587},{"id":"https://openalex.org/keywords/resistive-random-access-memory","display_name":"Resistive random-access memory","score":0.8368276953697205},{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.7854786515235901},{"id":"https://openalex.org/keywords/memistor","display_name":"Memistor","score":0.752626895904541},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.6985031962394714},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6885244846343994},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6311872005462646},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5199859738349915},{"id":"https://openalex.org/keywords/electrical-element","display_name":"Electrical element","score":0.4851592183113098},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.46712714433670044},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4436686933040619},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4299846589565277},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.42427384853363037},{"id":"https://openalex.org/keywords/session","display_name":"Session (web analytics)","score":0.42120397090911865},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.4147205948829651},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22234821319580078},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.16423547267913818},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.16151347756385803},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.15396809577941895},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.13028928637504578},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.10789206624031067},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.06669154763221741}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9616304636001587},{"id":"https://openalex.org/C182019814","wikidata":"https://www.wikidata.org/wiki/Q1143830","display_name":"Resistive random-access memory","level":3,"score":0.8368276953697205},{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.7854786515235901},{"id":"https://openalex.org/C1895703","wikidata":"https://www.wikidata.org/wiki/Q6034938","display_name":"Memistor","level":4,"score":0.752626895904541},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.6985031962394714},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6885244846343994},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6311872005462646},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5199859738349915},{"id":"https://openalex.org/C113089479","wikidata":"https://www.wikidata.org/wiki/Q210729","display_name":"Electrical element","level":2,"score":0.4851592183113098},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.46712714433670044},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4436686933040619},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4299846589565277},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.42427384853363037},{"id":"https://openalex.org/C2779182362","wikidata":"https://www.wikidata.org/wiki/Q17126187","display_name":"Session (web analytics)","level":2,"score":0.42120397090911865},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.4147205948829651},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22234821319580078},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.16423547267913818},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.16151347756385803},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.15396809577941895},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.13028928637504578},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.10789206624031067},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.06669154763221741},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C136764020","wikidata":"https://www.wikidata.org/wiki/Q466","display_name":"World Wide Web","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271557","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1509810673","https://openalex.org/W1598891642","https://openalex.org/W1708878334","https://openalex.org/W1783145639","https://openalex.org/W1970974872","https://openalex.org/W1990404128","https://openalex.org/W2003872791","https://openalex.org/W2018258488","https://openalex.org/W2025674646","https://openalex.org/W2030834420","https://openalex.org/W2042525997","https://openalex.org/W2043127413","https://openalex.org/W2043223779","https://openalex.org/W2044207434","https://openalex.org/W2045009304","https://openalex.org/W2069717653","https://openalex.org/W2071568259","https://openalex.org/W2082031226","https://openalex.org/W2089578943","https://openalex.org/W2096727385","https://openalex.org/W2102216069","https://openalex.org/W2102807134","https://openalex.org/W2103531629","https://openalex.org/W2105831835","https://openalex.org/W2109987134","https://openalex.org/W2112181056","https://openalex.org/W2113899638","https://openalex.org/W2117343733","https://openalex.org/W2135465403","https://openalex.org/W2136288682","https://openalex.org/W2141071915","https://openalex.org/W2144277812","https://openalex.org/W2153690880","https://openalex.org/W2162651880","https://openalex.org/W2226597827","https://openalex.org/W2603064927","https://openalex.org/W2963237196","https://openalex.org/W3106114372","https://openalex.org/W4247151931","https://openalex.org/W6674658964","https://openalex.org/W6736339276"],"related_works":["https://openalex.org/W3173413269","https://openalex.org/W2795463944","https://openalex.org/W2163054919","https://openalex.org/W4281977239","https://openalex.org/W2980562090","https://openalex.org/W2609811191","https://openalex.org/W2011778323","https://openalex.org/W2444644967","https://openalex.org/W2779156041","https://openalex.org/W2795622386"],"abstract_inverted_index":{"The":[0],"memristor":[1,91],"as":[2,41,93,95],"a":[3,79],"basic":[4],"circuit":[5],"element":[6],"has":[7],"drawn":[8],"wide":[9],"attention":[10],"in":[11,43,51,65],"the":[12,27,68,74,83],"international":[13],"research":[14],"community":[15],"of":[16,29,71,82,85,89],"electrical":[17],"engineers,":[18],"physicists,":[19],"and":[20,37,87],"biologists.":[21],"Memristors":[22],"-":[23],"being":[24],"prominent":[25],"for":[26,38],"realization":[28],"non-volatile":[30],"VLSI":[31],"resistive":[32],"random":[33],"access":[34],"memories":[35],"(RRAM)":[36],"their":[39],"applicability":[40],"synapses":[42],"neuromorphic":[44],"systems":[45],"provide":[46],"even":[47],"further":[48],"surprising":[49],"properties":[50],"electric":[52],"circuits,":[53],"which":[54],"opens":[55],"up":[56],"new":[57],"horizons":[58],"to":[59],"future":[60],"applications.":[61],"This":[62],"article":[63],"is":[64],"accordance":[66],"with":[67],"special":[69],"session":[70],"ISCAS2012":[72],"having":[73],"same":[75],"title.":[76],"We":[77],"present":[78],"tutorial":[80],"overview":[81],"state-of-the-art":[84],"theory":[86],"applications":[88],"single":[90],"devices":[92],"well":[94],"memristive":[96],"circuits.":[97]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}