{"id":"https://openalex.org/W2032655973","doi":"https://doi.org/10.1109/iscas.2012.6271551","title":"A framework to study time-dependent variability in circuits at sub-35nm technology nodes","display_name":"A framework to study time-dependent variability in circuits at sub-35nm technology nodes","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2032655973","doi":"https://doi.org/10.1109/iscas.2012.6271551","mag":"2032655973"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034034713","display_name":"Tong Boon Tang","orcid":"https://orcid.org/0000-0002-5721-6828"},"institutions":[{"id":"https://openalex.org/I203899302","display_name":"Universiti Teknologi Petronas","ror":"https://ror.org/048g2sh07","country_code":"MY","type":"education","lineage":["https://openalex.org/I203899302"]}],"countries":["MY"],"is_corresponding":true,"raw_author_name":"Tong Boon Tang","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, Universiti Teknologi Petronas, Bandar Seri Iskandar, Tronoh, Perak, Malaysia","Dept of Electrical and Electronics Eng., Universiti Teknologi PETRONAS, 31750 Tronoh, Perak, Malaysia"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, Universiti Teknologi Petronas, Bandar Seri Iskandar, Tronoh, Perak, Malaysia","institution_ids":["https://openalex.org/I203899302"]},{"raw_affiliation_string":"Dept of Electrical and Electronics Eng., Universiti Teknologi PETRONAS, 31750 Tronoh, Perak, Malaysia","institution_ids":["https://openalex.org/I203899302"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105524416","display_name":"Alan F. Murray","orcid":null},"institutions":[{"id":"https://openalex.org/I98677209","display_name":"University of Edinburgh","ror":"https://ror.org/01nrxwf90","country_code":"GB","type":"education","lineage":["https://openalex.org/I98677209"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Alan F. Murray","raw_affiliation_strings":["School of Engineering, University of Edinburgh, Edinburgh, UK","School of Engineering, The University of Edinburgh, EH9 3JL, UK"],"affiliations":[{"raw_affiliation_string":"School of Engineering, University of Edinburgh, Edinburgh, UK","institution_ids":["https://openalex.org/I98677209"]},{"raw_affiliation_string":"School of Engineering, The University of Edinburgh, EH9 3JL, UK","institution_ids":["https://openalex.org/I98677209"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051464758","display_name":"B. Cheng","orcid":"https://orcid.org/0000-0002-8902-1232"},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Binjie Cheng","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, UK","Dept. of Electronics and Electrical Eng., University of Glasgow, G12 8QQ, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"Dept. of Electronics and Electrical Eng., University of Glasgow, G12 8QQ, UK","institution_ids":["https://openalex.org/I7882870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110740755","display_name":"A. Asenov","orcid":null},"institutions":[{"id":"https://openalex.org/I7882870","display_name":"University of Glasgow","ror":"https://ror.org/00vtgdb53","country_code":"GB","type":"education","lineage":["https://openalex.org/I7882870"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Asen Asenov","raw_affiliation_strings":["Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, UK","Dept. of Electronics and Electrical Eng., University of Glasgow, G12 8QQ, UK"],"affiliations":[{"raw_affiliation_string":"Department of Electronics and Electrical Engineering, University of Glasgow, Glasgow, UK","institution_ids":["https://openalex.org/I7882870"]},{"raw_affiliation_string":"Dept. of Electronics and Electrical Eng., University of Glasgow, G12 8QQ, UK","institution_ids":["https://openalex.org/I7882870"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034034713"],"corresponding_institution_ids":["https://openalex.org/I203899302"],"apc_list":null,"apc_paid":null,"fwci":0.2455,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.58906971,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1568","last_page":"1571"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6692643761634827},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6687182188034058},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6181789040565491},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5842854976654053},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5036718249320984},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45364829897880554},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2535383403301239},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19212782382965088},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11616498231887817}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6692643761634827},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6687182188034058},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6181789040565491},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5842854976654053},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5036718249320984},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45364829897880554},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2535383403301239},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19212782382965088},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11616498231887817},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271551","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271551","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1995138381","https://openalex.org/W2041424982","https://openalex.org/W2067500889","https://openalex.org/W2091195921","https://openalex.org/W2091207883","https://openalex.org/W2096035326","https://openalex.org/W2097133954","https://openalex.org/W2101708663","https://openalex.org/W2102209270","https://openalex.org/W2106482808","https://openalex.org/W2116469166","https://openalex.org/W2170333286","https://openalex.org/W2171532662"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2389800961","https://openalex.org/W1995389502","https://openalex.org/W2109445684","https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2081082331","https://openalex.org/W4241196849"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,65,108,140],"framework":[4],"to":[5,28,143],"investigate":[6],"the":[7,30,34,37,82,117,145],"potential":[8],"impact":[9,35],"of":[10,39,54,73,84,110,152],"time-dependent":[11,31],"variability":[12,20,83],"at":[13,56,101,113],"future":[14,150],"technology":[15],"nodes.":[16],"Both":[17],"static":[18],"statistical":[19],"and":[21,33,59,93,132,155],"NBTI-induced":[22],"device":[23,68,90],"degradation":[24],"have":[25],"been":[26,48],"integrated":[27],"represent":[29],"variability,":[32],"on":[36],"performance":[38,86,148],"an":[40],"ISCAS":[41],"benchmark":[42],"circuit":[43,85],"in":[44,98,104,127,147],"sub-35nm":[45],"technologies":[46],"has":[47],"studied.":[49],"The":[50],"BSIM4":[51],"compact":[52],"models":[53],"MOSFET":[55],"25,":[57],"18":[58],"13nm":[60],"nodes":[61],"are":[62],"calibrated":[63],"by":[64],"3D":[66],"atomistic":[67],"simulator":[69],"with":[70],"chip":[71],"measurements":[72],"35nm":[74],"gate":[75],"length":[76],"devices.":[77],"Synthesis":[78],"results":[79,118],"confirm":[80],"that":[81,121],"will":[87],"increase":[88],"as":[89,125],"scaling":[91],"continues,":[92],"can":[94],"be":[95],"more":[96],"severe":[97],"new":[99],"circuits":[100,154],"18nm":[102],"than":[103],"those":[105],"stressed":[106],"for":[107,149],"period":[109],"three":[111],"years":[112],"35nm.":[114],"In":[115],"addition,":[116],"also":[119],"reveal":[120],"increasing":[122],"power":[123],"consumption":[124],"adopted":[126],"adaptive":[128,133],"supply":[129],"voltage":[130],"(ASV)":[131],"back":[134],"bias":[135],"(ABB)":[136],"schemes":[137],"is":[138],"not":[139],"sustainable":[141],"solution":[142],"compensate":[144],"drift":[146],"generations":[151],"CMOS":[153],"systems.":[156]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}