{"id":"https://openalex.org/W2120117337","doi":"https://doi.org/10.1109/iscas.2012.6271517","title":"Impact of process variations on computers used for image processing","display_name":"Impact of process variations on computers used for image processing","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2120117337","doi":"https://doi.org/10.1109/iscas.2012.6271517","mag":"2120117337"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074124067","display_name":"Suraj Sindia","orcid":null},"institutions":[{"id":"https://openalex.org/I17301866","display_name":"University of Alabama","ror":"https://ror.org/03xrrjk67","country_code":"US","type":"education","lineage":["https://openalex.org/I17301866"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suraj Sindia","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, AL, USA","Department of Electrical and Computer Engineering, Auburn University, Alabama 36849, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, AL, USA","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Alabama 36849, USA","institution_ids":["https://openalex.org/I17301866"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035165376","display_name":"Fa Foster Dai","orcid":"https://orcid.org/0000-0003-1691-6649"},"institutions":[{"id":"https://openalex.org/I17301866","display_name":"University of Alabama","ror":"https://ror.org/03xrrjk67","country_code":"US","type":"education","lineage":["https://openalex.org/I17301866"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fa Foster Dai","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, AL, USA","Department of Electrical and Computer Engineering, Auburn University, Alabama 36849, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, AL, USA","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Alabama 36849, USA","institution_ids":["https://openalex.org/I17301866"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084081268","display_name":"Vishwani D. Agrawal","orcid":"https://orcid.org/0000-0002-7121-5979"},"institutions":[{"id":"https://openalex.org/I17301866","display_name":"University of Alabama","ror":"https://ror.org/03xrrjk67","country_code":"US","type":"education","lineage":["https://openalex.org/I17301866"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vishwani D. Agrawal","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Aubum University, AL, USA","Department of Electrical and Computer Engineering, Auburn University, Alabama 36849, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Aubum University, AL, USA","institution_ids":[]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Auburn University, Alabama 36849, USA","institution_ids":["https://openalex.org/I17301866"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073587430","display_name":"Virendra Singh","orcid":"https://orcid.org/0000-0002-7035-7844"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Virendra Singh","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India","Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai 400076, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, India","institution_ids":["https://openalex.org/I162827531"]},{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai 400076, India","institution_ids":["https://openalex.org/I162827531"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1444","last_page":"1447"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7161680459976196},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.6788024306297302},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6291537880897522},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6082345843315125},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5807870030403137},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4946412742137909},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.45507892966270447},{"id":"https://openalex.org/keywords/image-quality","display_name":"Image quality","score":0.45062994956970215},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.4283592700958252},{"id":"https://openalex.org/keywords/digital-image-processing","display_name":"Digital image processing","score":0.4179452955722809},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.3699186146259308},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3100283741950989},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2597770392894745},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17269167304039001},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12047743797302246}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7161680459976196},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.6788024306297302},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6291537880897522},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6082345843315125},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5807870030403137},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4946412742137909},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.45507892966270447},{"id":"https://openalex.org/C55020928","wikidata":"https://www.wikidata.org/wiki/Q3813865","display_name":"Image quality","level":3,"score":0.45062994956970215},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.4283592700958252},{"id":"https://openalex.org/C104317675","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Digital image processing","level":4,"score":0.4179452955722809},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.3699186146259308},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3100283741950989},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2597770392894745},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17269167304039001},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12047743797302246},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/iscas.2012.6271517","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271517","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.228.5228","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.228.5228","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/%7Evagrawal/TALKS/ISCAS12/iscas2012_im_proc.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.300.2052","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.300.2052","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eng.auburn.edu/~vagrawal/TALKS/ISCAS12/iscas2012_im_proc.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.46000000834465027,"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W2010468809","https://openalex.org/W2081933987","https://openalex.org/W2100249676","https://openalex.org/W2121403985","https://openalex.org/W2122374500","https://openalex.org/W2125169487","https://openalex.org/W2128343916","https://openalex.org/W2130494464","https://openalex.org/W2139164850","https://openalex.org/W2155664816"],"related_works":["https://openalex.org/W2081985452","https://openalex.org/W1504972346","https://openalex.org/W4386504616","https://openalex.org/W2561491196","https://openalex.org/W1593730969","https://openalex.org/W2356087891","https://openalex.org/W2358437414","https://openalex.org/W2775496002","https://openalex.org/W2959195936","https://openalex.org/W2801208768"],"abstract_inverted_index":{"Manufacturing":[0],"process":[1,76],"variations":[2],"(PV)":[3],"of":[4,75,102,105,110,116,125,167,206],"transistors":[5],"in":[6,35,47,78,149,209],"the":[7,11,50,73,79,103,126,156,182,216,220],"deep-submicron":[8],"regime":[9],"present":[10],"single":[12],"biggest":[13],"design":[14],"challenge":[15],"for":[16,135],"large":[17],"die":[18],"size":[19,117],"VLSI":[20],"circuits":[21],"such":[22,38,92],"as":[23,39,93,133,219],"processor":[24,108,127],"arrays,":[25],"GPUs,":[26],"and":[27,42,70,165,172],"FPGAs.":[28],"However,":[29],"there":[30],"are":[31],"a":[32,87,111,130],"few":[33],"applications":[34],"signal":[36],"processing,":[37,41,44],"image":[40,62,94,107,159,177,221],"speech":[43],"where":[45],"errors":[46],"computation":[48],"by":[49],"underlying":[51,80],"hardware":[52,81,148],"could":[53],"be":[54,212],"tolerated":[55],"or":[56],"corrected":[57],"off-line":[58],"with":[59,121,145,196,203],"readily":[60],"available":[61],"restoration":[63,178,198],"algorithms.":[64],"In":[65],"this":[66],"paper,":[67],"we":[68],"qualitatively":[69],"quantitatively":[71],"evaluate":[72],"effect":[74],"variation":[77],"(for":[82],"different":[83],"technology":[84,137],"nodes)":[85],"on":[86,98,188,223],"high":[88,204],"level":[89,100],"application":[90],"program":[91],"processing.":[95],"We":[96,174],"rely":[97],"gate":[99,123],"simulation,":[101],"data-path":[104],"an":[106],"comprising":[109],"dedicated":[112],"multiply-accumulate":[113],"(MAC)":[114],"array":[115],"256":[118],"\u00d7":[119],"256,":[120],"individual":[122],"delays":[124],"sampled":[128],"from":[129],"delay":[131],"distribution":[132],"appropriate":[134],"each":[136],"node.":[138],"Our":[139,192],"results":[140,193],"show":[141,194],"that":[142,195],"processing":[143,187],"images":[144,183,201],"PV":[146,189,207],"degraded":[147,190],"technologies":[150],"beyond":[151],"65nm":[152],"is":[153,166],"discernible":[154],"to":[155,180,186,214],"human":[157],"eye;":[158],"quality":[160,169,218],"degrades":[161],"further":[162],"at":[163,170],"45nm,":[164],"unacceptable":[168],"32nm":[171],"beyond.":[173],"also":[175],"use":[176],"algorithms":[179],"restore":[181],"corrupted":[184],"due":[185],"hardware.":[191,225],"standard":[197],"algorithms,":[199],"even":[200],"processed":[202,222],"levels":[205],"(as":[208],"32nm)":[210],"can":[211],"restored":[213],"almost":[215],"same":[217],"fault-free":[224]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}