{"id":"https://openalex.org/W2150771640","doi":"https://doi.org/10.1109/iscas.2012.6271514","title":"A parallel CAVLC design for 4096×2160p encoder","display_name":"A parallel CAVLC design for 4096×2160p encoder","publication_year":2012,"publication_date":"2012-05-01","ids":{"openalex":"https://openalex.org/W2150771640","doi":"https://doi.org/10.1109/iscas.2012.6271514","mag":"2150771640"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2012.6271514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5064918319","display_name":"Huibo Zhong","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huibo Zhong","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5085004179","display_name":"Yibo Fan","orcid":"https://orcid.org/0000-0003-2523-8261"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yibo Fan","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Lab of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Lab of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.23356449,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1432","last_page":"1435"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11165","display_name":"Image and Video Quality Assessment","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/context-adaptive-variable-length-coding","display_name":"Context-adaptive variable-length coding","score":0.8333158493041992},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7563605308532715},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.7177702188491821},{"id":"https://openalex.org/keywords/macroblock","display_name":"Macroblock","score":0.6976628303527832},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6456166505813599},{"id":"https://openalex.org/keywords/encoding","display_name":"Encoding (memory)","score":0.49516645073890686},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.49002373218536377},{"id":"https://openalex.org/keywords/coding","display_name":"Coding (social sciences)","score":0.47322168946266174},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.45532751083374023},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4452027976512909},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3975105583667755},{"id":"https://openalex.org/keywords/context-adaptive-binary-arithmetic-coding","display_name":"Context-adaptive binary arithmetic coding","score":0.3318522572517395},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.3277754783630371},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2765743136405945},{"id":"https://openalex.org/keywords/data-compression","display_name":"Data compression","score":0.2686893045902252},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1940923035144806},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.10079976916313171}],"concepts":[{"id":"https://openalex.org/C135534801","wikidata":"https://www.wikidata.org/wiki/Q1128721","display_name":"Context-adaptive variable-length coding","level":4,"score":0.8333158493041992},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7563605308532715},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.7177702188491821},{"id":"https://openalex.org/C124828224","wikidata":"https://www.wikidata.org/wiki/Q2632668","display_name":"Macroblock","level":3,"score":0.6976628303527832},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6456166505813599},{"id":"https://openalex.org/C125411270","wikidata":"https://www.wikidata.org/wiki/Q18653","display_name":"Encoding (memory)","level":2,"score":0.49516645073890686},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.49002373218536377},{"id":"https://openalex.org/C179518139","wikidata":"https://www.wikidata.org/wiki/Q5140297","display_name":"Coding (social sciences)","level":2,"score":0.47322168946266174},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.45532751083374023},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4452027976512909},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3975105583667755},{"id":"https://openalex.org/C175732694","wikidata":"https://www.wikidata.org/wiki/Q1128713","display_name":"Context-adaptive binary arithmetic coding","level":3,"score":0.3318522572517395},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.3277754783630371},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2765743136405945},{"id":"https://openalex.org/C78548338","wikidata":"https://www.wikidata.org/wiki/Q2493","display_name":"Data compression","level":2,"score":0.2686893045902252},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1940923035144806},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.10079976916313171},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2012.6271514","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2012.6271514","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2012 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":3,"referenced_works":["https://openalex.org/W2097338043","https://openalex.org/W2097511420","https://openalex.org/W2127594282"],"related_works":["https://openalex.org/W2354884987","https://openalex.org/W2383844503","https://openalex.org/W2767609558","https://openalex.org/W2131702615","https://openalex.org/W2137670235","https://openalex.org/W1564343373","https://openalex.org/W1987576066","https://openalex.org/W2103963131","https://openalex.org/W2145400964","https://openalex.org/W2257784133"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"high":[4],"performance":[5],"VLSI":[6],"design":[7,80],"of":[8],"Context-Based":[9],"Adaptive":[10],"Variable":[11],"Length-Coding":[12],"(CAVLC)":[13],"for":[14],"4096\u00d72160p@60fps":[15],"H.264/AVC":[16],"encoder.":[17],"A":[18],"parallel":[19],"architecture":[20],"is":[21,91],"proposed":[22,79],"to":[23,57,69],"make":[24],"the":[25,78,88],"scan":[26],"and":[27,38,41,87],"encode":[28],"stage":[29],"work":[30],"simultaneously.":[31],"Four":[32],"coefficients":[33],"are":[34,43,55],"scanned":[35],"in":[36,45],"parallel,":[37],"four":[39],"Levels":[40],"Run_before":[42],"coded":[44],"parallel.":[46],"From":[47],"experimental":[48],"results,":[49],"only":[50],"120":[51],"cycles":[52,67],"at":[53,84],"most":[54],"needed":[56],"process":[58],"one":[59],"macroblock":[60],"(MB),":[61],"which":[62],"reduce":[63],"more":[64],"than":[65],"50%":[66],"compare":[68],"state-of-the-art":[70],"designs.":[71],"The":[72],"hardware":[73,89],"implementation":[74],"results":[75],"show":[76],"that":[77],"achieves":[81],"real-time":[82],"encoding":[83],"250":[85],"MHz":[86],"cost":[90],"about":[92],"32k":[93],"gates.":[94]},"counts_by_year":[{"year":2026,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}