{"id":"https://openalex.org/W2150892832","doi":"https://doi.org/10.1109/iscas.2011.5938206","title":"A reconfigurable and deadlock-free routing algorithm for 2D Mesh Network-on-Chip","display_name":"A reconfigurable and deadlock-free routing algorithm for 2D Mesh Network-on-Chip","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2150892832","doi":"https://doi.org/10.1109/iscas.2011.5938206","mag":"2150892832"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5938206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5938206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5057037733","display_name":"Zewen Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Zewen Shi","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102125770","display_name":"Yueming Yang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Yueming Yang","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100656792","display_name":"Xiaoyang Zeng","orcid":"https://orcid.org/0000-0003-3986-137X"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiaoyang Zeng","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109151274","display_name":"Zhiyi Yu","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhiyi Yu","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University Shanghai, China"],"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5057037733"],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":1.7504,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.86267507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"52","issue":null,"first_page":"2934","last_page":"2937"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9904000163078308,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9818000197410583,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/deadlock","display_name":"Deadlock","score":0.839360773563385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7597097158432007},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.7223495244979858},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.6250358819961548},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6015700101852417},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.5993756651878357},{"id":"https://openalex.org/keywords/static-routing","display_name":"Static routing","score":0.5514826774597168},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5410325527191162},{"id":"https://openalex.org/keywords/routing-algorithm","display_name":"Routing algorithm","score":0.47367411851882935},{"id":"https://openalex.org/keywords/multipath-routing","display_name":"Multipath routing","score":0.4717805087566376},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.470630407333374},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.4161984622478485},{"id":"https://openalex.org/keywords/routing-protocol","display_name":"Routing protocol","score":0.2270357310771942}],"concepts":[{"id":"https://openalex.org/C159023740","wikidata":"https://www.wikidata.org/wiki/Q623276","display_name":"Deadlock","level":2,"score":0.839360773563385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7597097158432007},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.7223495244979858},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.6250358819961548},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6015700101852417},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.5993756651878357},{"id":"https://openalex.org/C204948658","wikidata":"https://www.wikidata.org/wiki/Q1119410","display_name":"Static routing","level":4,"score":0.5514826774597168},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5410325527191162},{"id":"https://openalex.org/C2984173633","wikidata":"https://www.wikidata.org/wiki/Q22725","display_name":"Routing algorithm","level":4,"score":0.47367411851882935},{"id":"https://openalex.org/C76522221","wikidata":"https://www.wikidata.org/wiki/Q5035396","display_name":"Multipath routing","level":5,"score":0.4717805087566376},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.470630407333374},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.4161984622478485},{"id":"https://openalex.org/C104954878","wikidata":"https://www.wikidata.org/wiki/Q1648707","display_name":"Routing protocol","level":3,"score":0.2270357310771942},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5938206","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5938206","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/16","display_name":"Peace, Justice and strong institutions","score":0.75}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1974420955","https://openalex.org/W1989874002","https://openalex.org/W2076863194","https://openalex.org/W2106053735","https://openalex.org/W2115611348","https://openalex.org/W2124531928","https://openalex.org/W2139593321","https://openalex.org/W2151039403","https://openalex.org/W2154323564","https://openalex.org/W2162924393","https://openalex.org/W3145922515"],"related_works":["https://openalex.org/W757657516","https://openalex.org/W2539097916","https://openalex.org/W4377970799","https://openalex.org/W2944616377","https://openalex.org/W3127002380","https://openalex.org/W2889464401","https://openalex.org/W2251995179","https://openalex.org/W2556128816","https://openalex.org/W2351878639","https://openalex.org/W2181601090"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3],"reconfigurable":[4],"and":[5,44,53,58],"deadlock-":[6],"free":[7],"routing":[8,63],"(RDR)":[9],"algorithm.":[10],"It":[11,27],"can":[12],"be":[13],"reconfigured":[14],"to":[15,17,24,60],"adapt":[16],"the":[18,21,31],"modification":[19],"of":[20,33,35],"topology":[22],"due":[23],"faulty":[25],"routers.":[26],"is":[28],"evaluated":[29,57],"from":[30],"point":[32],"view":[34],"performance":[36],"penalty":[37],"under":[38],"various":[39],"fault":[40],"patterns.":[41],"Meanwhile":[42],"deadlock-freedom":[43],"reconfigure":[45],"mechanism":[46],"issues":[47],"are":[48,55],"addressed.":[49],"Fault-tolerance":[50],"capability,":[51],"re-configurability":[52],"scalability":[54],"further":[56],"compared":[59],"several":[61],"other":[62],"algorithms.":[64]},"counts_by_year":[{"year":2013,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}