{"id":"https://openalex.org/W2152917456","doi":"https://doi.org/10.1109/iscas.2011.5938202","title":"Communication-aware design flow for dependable networked embedded systems","display_name":"Communication-aware design flow for dependable networked embedded systems","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2152917456","doi":"https://doi.org/10.1109/iscas.2011.5938202","mag":"2152917456"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5938202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5938202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040302302","display_name":"Franco Fummi","orcid":"https://orcid.org/0000-0002-4404-5791"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"F. Fummi","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050479727","display_name":"Davide Quaglia","orcid":"https://orcid.org/0000-0002-0775-939X"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"D. Quaglia","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072344860","display_name":"Francesco Stefanni","orcid":"https://orcid.org/0000-0002-5706-4799"},"institutions":[{"id":"https://openalex.org/I119439378","display_name":"University of Verona","ror":"https://ror.org/039bp8j42","country_code":"IT","type":"education","lineage":["https://openalex.org/I119439378"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"F. Stefanni","raw_affiliation_strings":["Department of Computer Science, University of Verona, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Verona, Italy","institution_ids":["https://openalex.org/I119439378"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5040302302"],"corresponding_institution_ids":["https://openalex.org/I119439378"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.17113678,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2861","last_page":"2864"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dependability","display_name":"Dependability","score":0.9838372468948364},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7413740754127502},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6087355613708496},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5462091565132141},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.490892231464386},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46014177799224854},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3500324785709381},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.17051774263381958},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16781660914421082},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.07780727744102478}],"concepts":[{"id":"https://openalex.org/C77019957","wikidata":"https://www.wikidata.org/wiki/Q2689057","display_name":"Dependability","level":2,"score":0.9838372468948364},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7413740754127502},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6087355613708496},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5462091565132141},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.490892231464386},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46014177799224854},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3500324785709381},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.17051774263381958},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16781660914421082},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.07780727744102478}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5938202","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5938202","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Partnerships for the goals","score":0.41999998688697815,"id":"https://metadata.un.org/sdg/17"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1998625424","https://openalex.org/W2087436673","https://openalex.org/W2099474000","https://openalex.org/W2101998552","https://openalex.org/W2105983162","https://openalex.org/W2134391428","https://openalex.org/W2149556965","https://openalex.org/W2952753488","https://openalex.org/W4253544181","https://openalex.org/W6675417064"],"related_works":["https://openalex.org/W4252527915","https://openalex.org/W2409287660","https://openalex.org/W2233357156","https://openalex.org/W1976489385","https://openalex.org/W4256317220","https://openalex.org/W1506225852","https://openalex.org/W2141414364","https://openalex.org/W2376514150","https://openalex.org/W1523265213","https://openalex.org/W2080951167"],"abstract_inverted_index":{"The":[0,13,25,73],"paper":[1],"presents":[2],"a":[3,58],"design":[4,37,78],"methodology":[5,26,62],"for":[6],"distributed":[7],"applications":[8],"of":[9,33,41,43,57,75],"networked":[10],"embedded":[11],"systems.":[12],"original":[14],"contribution":[15],"is":[16,80],"the":[17,30,34,39,54,61,66,76],"joint":[18],"perspective":[19],"on":[20],"communication":[21,48],"aspects":[22],"and":[23,38,50],"dependability.":[24],"allows":[27,63],"to":[28,64],"model":[29],"dependability":[31,42,55],"requirements":[32,70],"application":[35],"under":[36],"degree":[40,56],"involved":[44],"components,":[45],"like":[46],"nodes,":[47],"protocols,":[49],"channels.":[51],"By":[52],"assessing":[53],"candidate":[59],"solution,":[60],"iterate":[65],"synthesis":[67],"process":[68],"until":[69],"are":[71],"met.":[72],"effectiveness":[74],"proposed":[77],"flow":[79],"shown":[81],"by":[82],"an":[83],"actual":[84],"case":[85],"study.":[86]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}