{"id":"https://openalex.org/W2138748603","doi":"https://doi.org/10.1109/iscas.2011.5938042","title":"Skew variability in 3-D ICs with multiple clock domains","display_name":"Skew variability in 3-D ICs with multiple clock domains","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2138748603","doi":"https://doi.org/10.1109/iscas.2011.5938042","mag":"2138748603"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5938042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5938042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://infoscience.epfl.ch/record/173534","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100385218","display_name":"Xu Hu","orcid":"https://orcid.org/0000-0002-4030-4899"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Hu Xu","raw_affiliation_strings":["LSI, EPF Lausanne, Switzerland","LSI - EPFL, CH-1015, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI, EPF Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"LSI - EPFL, CH-1015, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5031542707","display_name":"Vasilis F. Pavlidis","orcid":"https://orcid.org/0000-0002-4063-4652"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Vasilis F. Pavlidis","raw_affiliation_strings":["LSI, EPF Lausanne, Switzerland","LSI - EPFL, CH-1015, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI, EPF Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"LSI - EPFL, CH-1015, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072927296","display_name":"Giovanni De Micheli","orcid":"https://orcid.org/0000-0002-7827-3215"},"institutions":[{"id":"https://openalex.org/I5124864","display_name":"\u00c9cole Polytechnique F\u00e9d\u00e9rale de Lausanne","ror":"https://ror.org/02s376052","country_code":"CH","type":"education","lineage":["https://openalex.org/I2799323385","https://openalex.org/I5124864"]}],"countries":["CH"],"is_corresponding":false,"raw_author_name":"Giovanni De Micheli","raw_affiliation_strings":["LSI, EPF Lausanne, Switzerland","LSI - EPFL, CH-1015, Switzerland"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LSI, EPF Lausanne, Switzerland","institution_ids":["https://openalex.org/I5124864"]},{"raw_affiliation_string":"LSI - EPFL, CH-1015, Switzerland","institution_ids":["https://openalex.org/I5124864"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I5124864"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"2221","last_page":"2224"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.8971961736679077},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6991053819656372},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6872642040252686},{"id":"https://openalex.org/keywords/clock-network","display_name":"Clock network","score":0.6280828714370728},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6135705709457397},{"id":"https://openalex.org/keywords/timing-failure","display_name":"Timing failure","score":0.6105543971061707},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5306524038314819},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43788713216781616},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4362746477127075},{"id":"https://openalex.org/keywords/die","display_name":"Die (integrated circuit)","score":0.4278738498687744},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.42773330211639404},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.28890931606292725},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.24861115217208862},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.13690289855003357},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.12094539403915405},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11266890168190002}],"concepts":[{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.8971961736679077},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6991053819656372},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6872642040252686},{"id":"https://openalex.org/C2778182565","wikidata":"https://www.wikidata.org/wiki/Q1752879","display_name":"Clock network","level":5,"score":0.6280828714370728},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6135705709457397},{"id":"https://openalex.org/C104654189","wikidata":"https://www.wikidata.org/wiki/Q7806740","display_name":"Timing failure","level":5,"score":0.6105543971061707},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5306524038314819},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43788713216781616},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4362746477127075},{"id":"https://openalex.org/C111106434","wikidata":"https://www.wikidata.org/wiki/Q1072430","display_name":"Die (integrated circuit)","level":2,"score":0.4278738498687744},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.42773330211639404},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.28890931606292725},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.24861115217208862},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.13690289855003357},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.12094539403915405},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11266890168190002},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/iscas.2011.5938042","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5938042","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.371.5873","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.371.5873","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.cs.man.ac.uk/%7Epavlidiv/pubs/ISCAS_11_1.pdf","raw_type":"text"},{"id":"pmh:oai:infoscience.epfl.ch:173534","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/173534","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},{"id":"pmh:oai:pure.atira.dk:openaire_cris_publications/a1c61307-b59c-4073-8d09-5cb4659a2946","is_oa":false,"landing_page_url":"https://research.manchester.ac.uk/en/publications/a1c61307-b59c-4073-8d09-5cb4659a2946","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Xu, H, Pavlidis, V F & De Micheli, G 2011, Skew variability in 3-D ICs with multiple clock domains. in Proceedings - IEEE International Symposium on Circuits and Systems|Proc IEEE Int Symp Circuits Syst. IEEE, pp. 2221-2224, 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011, Rio de Janeiro, 1/07/11. https://doi.org/10.1109/ISCAS.2011.5938042","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:pure.atira.dk:publications/a1c61307-b59c-4073-8d09-5cb4659a2946","is_oa":false,"landing_page_url":"https://www.research.manchester.ac.uk/portal/en/publications/skew-variability-in-3d-ics-with-multiple-clock-domains(a1c61307-b59c-4073-8d09-5cb4659a2946).html","pdf_url":null,"source":{"id":"https://openalex.org/S4306400662","display_name":"Research Explorer (The University of Manchester)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I28407311","host_organization_name":"University of Manchester","host_organization_lineage":["https://openalex.org/I28407311"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Xu, H, Pavlidis, V F & De Micheli, G 2011, Skew variability in 3-D ICs with multiple clock domains. in Proceedings - IEEE International Symposium on Circuits and Systems|Proc IEEE Int Symp Circuits Syst. IEEE, pp. 2221-2224, 2011 IEEE International Symposium of Circuits and Systems, ISCAS 2011, Rio de Janeiro, 1/07/11. https://doi.org/10.1109/ISCAS.2011.5938042","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:infoscience.epfl.ch:173534","is_oa":true,"landing_page_url":"http://infoscience.epfl.ch/record/173534","pdf_url":null,"source":{"id":"https://openalex.org/S4306400487","display_name":"Infoscience (Ecole Polytechnique F\u00e9d\u00e9rale de Lausanne)","issn_l":null,"issn":null,"is_oa":true,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1501346096","https://openalex.org/W1528914157","https://openalex.org/W1572287951","https://openalex.org/W1949438111","https://openalex.org/W2026717319","https://openalex.org/W2045967129","https://openalex.org/W2070451661","https://openalex.org/W2105982376","https://openalex.org/W2115246441","https://openalex.org/W2120116751","https://openalex.org/W2137807823","https://openalex.org/W2147890024","https://openalex.org/W2148292324","https://openalex.org/W2155707315","https://openalex.org/W2158130267","https://openalex.org/W2164515066","https://openalex.org/W3143351594","https://openalex.org/W3148768868","https://openalex.org/W3152392472","https://openalex.org/W4234927513","https://openalex.org/W4254506919","https://openalex.org/W6634220963"],"related_works":["https://openalex.org/W4247180033","https://openalex.org/W2088914741","https://openalex.org/W2559451387","https://openalex.org/W1596690381","https://openalex.org/W2127892766","https://openalex.org/W2617666058","https://openalex.org/W2144282137","https://openalex.org/W4247089581","https://openalex.org/W1525888526","https://openalex.org/W2090213929"],"abstract_inverted_index":{"The":[0,59],"effect":[1,25],"of":[2,26,38,72,91,137,147],"process":[3,30,51,95],"variations":[4,31,52,96],"on":[5],"the":[6,23,36,70,73,77,84,135,145],"clock":[7,16,39,44,60,74,85,118,138,150],"skew":[8,45,61],"in":[9,35,66],"three":[10],"dimensional":[11],"(3-D)":[12],"circuits":[13],"with":[14,69],"multiple":[15],"domains":[17,75,86,139],"is":[18,53,62,120],"investigated.":[19,88],"In":[20],"3-D":[21,78],"ICs,":[22],"combined":[24],"inter-die":[27,92],"and":[28,93,97,144,155],"intra-die":[29,50,94,99],"should":[32],"be":[33,123],"considered":[34],"design":[37,157],"distribution":[40],"networks.":[41],"A":[42],"statistical":[43],"model":[46,102],"incorporating":[47],"spatially":[48],"correlated":[49],"employed":[54],"to":[55,64,82,105,115,122,125],"describe":[56],"this":[57],"effect.":[58],"shown":[63,121],"change":[65],"different":[67],"ways":[68],"allocation":[71],"within":[76,140],"circuit.":[79],"Various":[80],"schemes":[81,128],"assign":[83],"are":[87,103,153,159],"Different":[89],"scenarios":[90],"an":[98],"spatial":[100],"correlation":[101],"applied":[104],"these":[106],"schemes.":[107],"An":[108],"approach":[109],"where":[110],"each":[111],"physical":[112,142],"plane":[113,143],"corresponds":[114],"a":[116,141,149],"single":[117],"domain":[119],"inferior":[124],"other":[126],"clocking":[127],"for":[129],"specific":[130],"variation":[131],"scenarios.":[132],"Tradeoffs":[133],"between":[134],"number":[136,146],"planes":[148],"tree":[151],"spans":[152],"discussed":[154],"related":[156],"guidelines":[158],"offered.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-15T18:14:33.161393","created_date":"2025-10-10T00:00:00"}