{"id":"https://openalex.org/W2159725188","doi":"https://doi.org/10.1109/iscas.2011.5937981","title":"Live demonstration: Packet-based AER with 3Gevent/s cumulative throughput","display_name":"Live demonstration: Packet-based AER with 3Gevent/s cumulative throughput","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2159725188","doi":"https://doi.org/10.1109/iscas.2011.5937981","mag":"2159725188"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5061480307","display_name":"Stefan Schiefer","orcid":"https://orcid.org/0000-0001-6012-8012"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Schiefer","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5001932535","display_name":"Stefan Hartmann","orcid":"https://orcid.org/0000-0003-1849-0784"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Hartmann","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043520617","display_name":"Stefan Scholze","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Scholze","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003942211","display_name":"Johannes Partzsch","orcid":"https://orcid.org/0000-0002-6286-5064"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"J. Partzsch","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071241846","display_name":"Christian Mayr","orcid":"https://orcid.org/0000-0003-3502-0872"},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"C. Mayr","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109261391","display_name":"S. Henker","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"S. Henker","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110046407","display_name":"Ren\u00e9 Sch\u00fcffny","orcid":null},"institutions":[{"id":"https://openalex.org/I78650965","display_name":"Technische Universit\u00e4t Dresden","ror":"https://ror.org/042aqky30","country_code":"DE","type":"education","lineage":["https://openalex.org/I78650965"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"R. Schuffny","raw_affiliation_strings":["Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Endowed Chair for Parallel VLSI Systems and Neural Circuits, Technical University Dresden, Dresden, Germany","institution_ids":["https://openalex.org/I78650965"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I78650965"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1988","last_page":"1988"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12611","display_name":"Neural Networks and Reservoir Computing","score":0.9955000281333923,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9943000078201294,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9936000108718872,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/neuromorphic-engineering","display_name":"Neuromorphic engineering","score":0.7708421945571899},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6783227920532227},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5967974066734314},{"id":"https://openalex.org/keywords/network-packet","display_name":"Network packet","score":0.5489448308944702},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5437312126159668},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5121445655822754},{"id":"https://openalex.org/keywords/ethernet","display_name":"Ethernet","score":0.5078871846199036},{"id":"https://openalex.org/keywords/transmission","display_name":"Transmission (telecommunications)","score":0.4992053508758545},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.4989802837371826},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.4869457483291626},{"id":"https://openalex.org/keywords/gigabit","display_name":"Gigabit","score":0.486160010099411},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4444366693496704},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.41692787408828735},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2727721333503723},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17581844329833984},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.16640377044677734},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16633567214012146},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11164897680282593},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.1096673309803009}],"concepts":[{"id":"https://openalex.org/C151927369","wikidata":"https://www.wikidata.org/wiki/Q1981312","display_name":"Neuromorphic engineering","level":3,"score":0.7708421945571899},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6783227920532227},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5967974066734314},{"id":"https://openalex.org/C158379750","wikidata":"https://www.wikidata.org/wiki/Q214111","display_name":"Network packet","level":2,"score":0.5489448308944702},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5437312126159668},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5121445655822754},{"id":"https://openalex.org/C172173386","wikidata":"https://www.wikidata.org/wiki/Q79984","display_name":"Ethernet","level":2,"score":0.5078871846199036},{"id":"https://openalex.org/C761482","wikidata":"https://www.wikidata.org/wiki/Q118093","display_name":"Transmission (telecommunications)","level":2,"score":0.4992053508758545},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.4989802837371826},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.4869457483291626},{"id":"https://openalex.org/C21922175","wikidata":"https://www.wikidata.org/wiki/Q3105497","display_name":"Gigabit","level":2,"score":0.486160010099411},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4444366693496704},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.41692787408828735},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2727721333503723},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17581844329833984},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.16640377044677734},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16633567214012146},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11164897680282593},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.1096673309803009},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2011.5937981","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937981","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.727.4805","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.727.4805","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://hpsn.et.tu-dresden.de/index.php?cHash%3Da019d54b41%26id%3Dpublications%26tx_sixpack_pi1%5Bdown%5D%3Dschiefer2011_ieee_iscas_copyright.pdf%26tx_sixpack_pi1%5Bext%5D%3Dpdf%26tx_sixpack_pi1%5Byear%5D%3D2011","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.6299999952316284,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2069552454","https://openalex.org/W2073094401","https://openalex.org/W2111087492","https://openalex.org/W2124759970"],"related_works":["https://openalex.org/W2986579802","https://openalex.org/W3108691306","https://openalex.org/W2166309310","https://openalex.org/W4385753159","https://openalex.org/W4387251107","https://openalex.org/W4214914769","https://openalex.org/W4200152843","https://openalex.org/W3033201189","https://openalex.org/W4317717548","https://openalex.org/W3029867615"],"abstract_inverted_index":{"Traditionally,":[0],"the":[1,35,58,89,111,119,131,135],"communication":[2,61,138,148],"in":[3,52],"neuromorphic":[4,69,132],"VLSI":[5],"systems":[6],"has":[7,22],"been":[8,23],"done":[9,143],"via":[10,31,92,144],"parallel":[11],"asynchronous":[12],"transmission":[13,29],"of":[14,17,34,43,75],"Address-Event-Representations":[15],"(AER)":[16],"neuron":[18],"pulses.":[19],"Recently,":[20],"there":[21],"a":[24,32,40,44,53,65,73],"move":[25],"towards":[26],"greater":[27],"event":[28],"speed":[30],"serialization":[33],"AER":[36,49],"protocols.":[37],"We":[38],"give":[39],"live":[41],"demonstration":[42],"packet":[45],"based":[46],"synchronous":[47],"serial":[48],"infrastructure":[50],"presented":[51],"recent":[54],"paper,":[55],"which":[56,99],"handles":[57],"complete":[59],"off-wafer":[60],"and":[62,117],"configuration":[63],"for":[64],"newly":[66],"developed":[67],"waferscale":[68],"system,":[70],"operating":[71],"at":[72],"factor":[74],"10":[76,150],"<sup":[77],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[78],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">4</sup>":[79],"faster":[80],"than":[81],"biological":[82],"real-time.":[83],"Pulse":[84,137],"packets":[85],"are":[86],"routed":[87],"from":[88],"host":[90],"PC":[91],"Gbit":[93],"Ethernet":[94],"to":[95,102,130,139],"an":[96,145],"FPGA":[97,147],"board,":[98],"forwards":[100],"them":[101],"4":[103],"purpose":[104],"designed":[105],"Digital":[106],"Network":[107],"ASICs":[108],"(DNCs)":[109],"on":[110,134],"same":[112],"board.":[113],"The":[114],"DNCs":[115],"buffer":[116],"sort":[118],"pulses,":[120],"implementing":[121],"32":[122],"2GBit/s":[123],"Low":[124],"Voltage":[125],"Differential":[126],"Signaling":[127],"(LVDS)":[128],"interfaces":[129],"circuits":[133],"wafer.":[136],"other":[140],"wafers":[141],"is":[142],"FPGA-":[146],"using":[149],"Gbit/s":[151],"Aurora":[152],"links.":[153]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}