{"id":"https://openalex.org/W2119951610","doi":"https://doi.org/10.1109/iscas.2011.5937968","title":"Improved asynchronous-logic dual-rail Sense Amplifier-based Pass Transistor Logic with high speed and low power operation","display_name":"Improved asynchronous-logic dual-rail Sense Amplifier-based Pass Transistor Logic with high speed and low power operation","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2119951610","doi":"https://doi.org/10.1109/iscas.2011.5937968","mag":"2119951610"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014926180","display_name":"Weng\u2010Geng Ho","orcid":"https://orcid.org/0000-0002-0589-3480"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Weng-Geng Ho","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113743613","display_name":"Yin Sun","orcid":"https://orcid.org/0000-0002-1121-9492"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Yin Sun","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020890655","display_name":"Kok-Leong Chang","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kok-Leong Chang","raw_affiliation_strings":["Nanyang Technological University, Singapore","Nanyang Technological University Singapore 639798"],"affiliations":[{"raw_affiliation_string":"Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Nanyang Technological University Singapore 639798","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5014926180"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.265,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63193968,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"17","issue":null,"first_page":"1936","last_page":"1939"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13182","display_name":"Quantum-Dot Cellular Automata","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.7497763633728027},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6523871421813965},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6481334567070007},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.6350423097610474},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5713714361190796},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5507553219795227},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.5428104996681213},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.49952125549316406},{"id":"https://openalex.org/keywords/sense-amplifier","display_name":"Sense amplifier","score":0.46887707710266113},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.4646126329898834},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.45999109745025635},{"id":"https://openalex.org/keywords/diode\u2013transistor-logic","display_name":"Diode\u2013transistor logic","score":0.43764230608940125},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4197573661804199},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4127155542373657},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.35821670293807983},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20873045921325684},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17163395881652832},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14922383427619934},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.14186960458755493},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.12182226777076721},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11198624968528748},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07506036758422852}],"concepts":[{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.7497763633728027},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6523871421813965},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6481334567070007},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.6350423097610474},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5713714361190796},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5507553219795227},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.5428104996681213},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.49952125549316406},{"id":"https://openalex.org/C32666082","wikidata":"https://www.wikidata.org/wiki/Q7450979","display_name":"Sense amplifier","level":3,"score":0.46887707710266113},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.4646126329898834},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.45999109745025635},{"id":"https://openalex.org/C118759142","wikidata":"https://www.wikidata.org/wiki/Q173475","display_name":"Diode\u2013transistor logic","level":5,"score":0.43764230608940125},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4197573661804199},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4127155542373657},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.35821670293807983},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20873045921325684},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17163395881652832},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14922383427619934},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.14186960458755493},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.12182226777076721},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11198624968528748},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07506036758422852},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937968","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937968","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8999999761581421,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W232434517","https://openalex.org/W2015420475","https://openalex.org/W2085176118","https://openalex.org/W2104105510","https://openalex.org/W2115160292","https://openalex.org/W2155304852","https://openalex.org/W2168281491","https://openalex.org/W2171596107","https://openalex.org/W2487142227","https://openalex.org/W4242865834"],"related_works":["https://openalex.org/W2017528947","https://openalex.org/W2021357106","https://openalex.org/W2140883167","https://openalex.org/W1983370375","https://openalex.org/W2526300902","https://openalex.org/W1529529399","https://openalex.org/W2167525841","https://openalex.org/W2096007426","https://openalex.org/W1504140885","https://openalex.org/W2082591327"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"robust":[3],"asynchronous-logic":[4],"dual-rail":[5],"Sense":[6],"Amplifier-based":[7],"Pass":[8],"Transistor":[9],"Logic":[10],"(SAPTL)":[11],"approach":[12],"with":[13,104],"improved":[14,100],"speed":[15],"and":[16,39,45,57,93],"power":[17,82],"attributes":[18,24,101],"over":[19],"reported":[20],"SAPTL":[21,74],"approach.":[22],"These":[23,98],"are":[25,102],"achieved":[26,103],"by":[27],"simplifying":[28],"various":[29],"sub-blocks":[30],"therein":[31],"to":[32,46],"reduce":[33],"the":[34,40,59],"stacking":[35],"of":[36,42,52,61],"pass":[37],"transistors":[38],"number":[41],"transistor":[43],"switchings,":[44],"avoid":[47],"floating":[48],"nodes.":[49],"By":[50],"means":[51],"an":[53],"8-bit":[54],"pipeline":[55],"adder":[56,75],"on":[58],"basis":[60],"computation":[62],"simulations":[63],"(@":[64,84],"1V,":[65],"45nm":[66],"SOI":[67],"process),":[68],"we":[69],"show":[70],"that":[71],"our":[72],"proposed":[73],"is":[76],"37%":[77],"faster,":[78],"yet":[79],"14%":[80],"lower":[81,88],"dissipation":[83,90],"200MHz":[85],"input-rate),":[86],"18%":[87],"energy":[89],"(per":[91],"operation),":[92],"47%":[94],"better":[95],"energy-delay":[96],"product.":[97],"substantially":[99],"insignificant":[105],"overhead":[106],"-":[107],"just":[108],"3%":[109],"more":[110],"transistors.":[111]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}