{"id":"https://openalex.org/W2156679998","doi":"https://doi.org/10.1109/iscas.2011.5937889","title":"Binary Access Memory: An optimized lookup table for successive approximation applications","display_name":"Binary Access Memory: An optimized lookup table for successive approximation applications","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2156679998","doi":"https://doi.org/10.1109/iscas.2011.5937889","mag":"2156679998"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5067914792","display_name":"Benjamin Hershberg","orcid":"https://orcid.org/0000-0003-3688-2589"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Benjamin Hershberg","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034543680","display_name":"Skyler Weaver","orcid":null},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Skyler Weaver","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, USA","institution_ids":["https://openalex.org/I131249849"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017208039","display_name":"Seiji Takeuchi","orcid":"https://orcid.org/0000-0002-6920-6563"},"institutions":[{"id":"https://openalex.org/I4210102907","display_name":"Asahi Kasei (Japan)","ror":"https://ror.org/018wp0236","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210102907"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Seiji Takeuchi","raw_affiliation_strings":["Asahi Kasei EMD Corporation, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Asahi Kasei EMD Corporation, Atsugi, Japan","institution_ids":["https://openalex.org/I4210102907"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018272165","display_name":"Koichi Hamashita","orcid":null},"institutions":[{"id":"https://openalex.org/I4210102907","display_name":"Asahi Kasei (Japan)","ror":"https://ror.org/018wp0236","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210102907"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Koichi Hamashita","raw_affiliation_strings":["Asahi Kasei EMD Corporation, Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Asahi Kasei EMD Corporation, Atsugi, Japan","institution_ids":["https://openalex.org/I4210102907"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005450048","display_name":"Un-Ku Moon","orcid":"https://orcid.org/0000-0003-1948-057X"},"institutions":[{"id":"https://openalex.org/I131249849","display_name":"Oregon State University","ror":"https://ror.org/00ysfqy60","country_code":"US","type":"education","lineage":["https://openalex.org/I131249849"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Un-Ku Moon","raw_affiliation_strings":["School of Electrical Engineering and Computer Science, Oregon State University, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical Engineering and Computer Science, Oregon State University, USA","institution_ids":["https://openalex.org/I131249849"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5067914792"],"corresponding_institution_ids":["https://openalex.org/I131249849"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.16560421,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1620","last_page":"1623"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7776120901107788},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7064483761787415},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.6034907698631287},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.538341224193573},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5283772945404053},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.5243116617202759},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4778572916984558},{"id":"https://openalex.org/keywords/table","display_name":"Table (database)","score":0.46610817313194275},{"id":"https://openalex.org/keywords/block-size","display_name":"Block size","score":0.4234645366668701},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3824765682220459},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.2979860007762909},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19490447640419006},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.1728818714618683},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10878819227218628}],"concepts":[{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7776120901107788},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7064483761787415},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.6034907698631287},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.538341224193573},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5283772945404053},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.5243116617202759},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4778572916984558},{"id":"https://openalex.org/C45235069","wikidata":"https://www.wikidata.org/wiki/Q278425","display_name":"Table (database)","level":2,"score":0.46610817313194275},{"id":"https://openalex.org/C41431624","wikidata":"https://www.wikidata.org/wiki/Q1053357","display_name":"Block size","level":3,"score":0.4234645366668701},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3824765682220459},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.2979860007762909},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19490447640419006},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.1728818714618683},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10878819227218628},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.0},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937889","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937889","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1594101521","https://openalex.org/W1998284495","https://openalex.org/W2078717740","https://openalex.org/W2105614673"],"related_works":["https://openalex.org/W4392590355","https://openalex.org/W3151633427","https://openalex.org/W2212894501","https://openalex.org/W2793465010","https://openalex.org/W2116677773","https://openalex.org/W3024050170","https://openalex.org/W2109451123","https://openalex.org/W4378977321","https://openalex.org/W1976168335","https://openalex.org/W2335826632"],"abstract_inverted_index":{"An":[0],"optimized":[1],"memory":[2],"structure,":[3],"Binary":[4],"Access":[5],"Memory":[6],"(BAM),":[7],"is":[8,38,84],"presented":[9],"for":[10,75],"successive":[11,34,81],"approximation":[12,35,82],"applications":[13],"that":[14],"employ":[15],"an":[16,79],"error":[17],"correction":[18],"lookup":[19,70],"table.":[20,71],"Unlike":[21],"true":[22],"random-access":[23],"memory,":[24],"the":[25,51,56],"probability":[26],"of":[27,53],"different":[28],"codes":[29],"occurring":[30],"in":[31,46,78],"a":[32,67],"binary":[33],"access":[36,60],"pattern":[37],"not":[39],"uniformly":[40],"distributed.":[41],"BAM":[42,77],"exploits":[43],"this":[44],"fact":[45],"several":[47],"ways":[48],"to":[49,66],"reduce":[50],"number":[52],"sub-block":[54],"switches,":[55],"average":[57],"and":[58,62],"worst-case":[59],"latency,":[61],"power":[63],"consumption":[64],"compared":[65],"conventional":[68],"SRAM":[69],"A":[72],"simple":[73],"technique":[74],"using":[76],"asynchronous":[80],"design":[83],"also":[85],"presented.":[86]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}