{"id":"https://openalex.org/W2125153498","doi":"https://doi.org/10.1109/iscas.2011.5937865","title":"Emerging applications for multi/many-core processors","display_name":"Emerging applications for multi/many-core processors","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2125153498","doi":"https://doi.org/10.1109/iscas.2011.5937865","mag":"2125153498"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109971580","display_name":"Victor W. Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Victor W. Lee","raw_affiliation_strings":["Parallel Computing Lab, Intel Labs Intel Corporation, Santa Clara, California, USA","Parallel Comput. Lab., Intel Corp., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel Computing Lab, Intel Labs Intel Corporation, Santa Clara, California, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Parallel Comput. Lab., Intel Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5042651234","display_name":"Yen-Kuang Chen","orcid":"https://orcid.org/0000-0003-4546-9497"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yen-Kuang Chen","raw_affiliation_strings":["Parallel Computing Lab, Intel Labs Intel Corporation, Santa Clara, California, USA","Parallel Comput. Lab., Intel Corp., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel Computing Lab, Intel Labs Intel Corporation, Santa Clara, California, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Parallel Comput. Lab., Intel Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5059686266","display_name":"Jatin Chhugani","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"J. Chhugani","raw_affiliation_strings":["Parallel Computing Lab, Intel Labs Intel Corporation, Santa Clara, California, USA","Parallel Comput. Lab., Intel Corp., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel Computing Lab, Intel Labs Intel Corporation, Santa Clara, California, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Parallel Comput. Lab., Intel Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108226255","display_name":"C. Kim","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"C. Kim","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034164287","display_name":"D. Kim","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"D. Kim","raw_affiliation_strings":["Intel (United States), Santa Clara, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel (United States), Santa Clara, United States","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024082060","display_name":"Christopher J. Hughes","orcid":"https://orcid.org/0009-0009-2888-0314"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"C.J. Hughes","raw_affiliation_strings":["Intel (United States), Santa Clara, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel (United States), Santa Clara, United States","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048688625","display_name":"Neha Satish","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"N. Rajagopalan Satish","raw_affiliation_strings":[],"raw_orcid":null,"affiliations":[]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007892541","display_name":"Mikhail Smelyanskiy","orcid":"https://orcid.org/0000-0002-2433-6110"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Smelyanskiy","raw_affiliation_strings":["Intel (United States), Santa Clara, United States"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Intel (United States), Santa Clara, United States","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102908621","display_name":"P.K. Dubey","orcid":"https://orcid.org/0000-0002-1344-5522"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"P. Dubey","raw_affiliation_strings":["Parallel Computing Lab, Intel Labs, Intel Corporation, Santa Clara, California, USA","Parallel Comput. Lab., Intel Corp., Santa Clara, CA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Parallel Computing Lab, Intel Labs, Intel Corporation, Santa Clara, California, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Parallel Comput. Lab., Intel Corp., Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":9,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2576,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.59020619,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1524","last_page":"1527"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10715","display_name":"Distributed and Parallel Computing Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7937226295471191},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.6278825998306274},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5945919752120972},{"id":"https://openalex.org/keywords/many-core","display_name":"Many core","score":0.5636343359947205},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5431070327758789},{"id":"https://openalex.org/keywords/core","display_name":"Core (optical fiber)","score":0.464009165763855},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.4418943226337433},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3766475319862366},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17346179485321045},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.12190824747085571},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.09798550605773926}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7937226295471191},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.6278825998306274},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5945919752120972},{"id":"https://openalex.org/C3020431745","wikidata":"https://www.wikidata.org/wiki/Q25325220","display_name":"Many core","level":2,"score":0.5636343359947205},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5431070327758789},{"id":"https://openalex.org/C2164484","wikidata":"https://www.wikidata.org/wiki/Q5170150","display_name":"Core (optical fiber)","level":2,"score":0.464009165763855},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.4418943226337433},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3766475319862366},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17346179485321045},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.12190824747085571},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.09798550605773926},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937865","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937865","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W2091434413","https://openalex.org/W2138520521","https://openalex.org/W2159481344","https://openalex.org/W2169150396","https://openalex.org/W2169875292","https://openalex.org/W4248655967","https://openalex.org/W6673198954"],"related_works":["https://openalex.org/W2038503502","https://openalex.org/W3023876411","https://openalex.org/W123152114","https://openalex.org/W2394430006","https://openalex.org/W4255057712","https://openalex.org/W1516700698","https://openalex.org/W2384472584","https://openalex.org/W163366574","https://openalex.org/W2105755249","https://openalex.org/W4251458280"],"abstract_inverted_index":{"There":[0],"has":[1],"always":[2],"been":[3],"a":[4,79],"strong":[5],"relationship":[6],"between":[7,32,89],"computer":[8,11,15,43,47],"applications":[9,33,82,90,101],"and":[10,34,58,91,102],"architectures.":[12,26],"Advances":[13],"in":[14,38,41],"architecture":[16,52,105],"enable":[17],"new":[18,21,25,72,111,119,127],"usage":[19,22],"models;":[20],"models":[23],"challenge":[24],"For":[27],"many":[28,68],"decades,":[29],"the":[30,42,46,50,87,96,107,110],"interplays":[31],"architectures":[35,65],"have":[36],"resulted":[37],"significant":[39],"progress":[40],"technologies.":[44],"Recently,":[45],"industry":[48],"adopts":[49],"multi/many-core":[51,64,104,128],"for":[53,70,118],"better":[54,124],"performance,":[55],"energy":[56],"efficiency":[57],"reliability.":[59],"This":[60,76],"industry-wide":[61],"movement":[62],"towards":[63],"opens":[66],"up":[67],"opportunities":[69],"developing":[71],"classes":[73],"of":[74,99,109,126],"applications.":[75,112],"paper":[77,114],"uses":[78],"few":[80],"emerging":[81,100],"as":[83],"examples":[84],"to":[85,122],"illustrate":[86],"interplay":[88],"architecture.":[92],"It":[93],"further":[94],"discusses":[95],"key":[97],"characteristics":[98],"how":[103],"addresses":[106],"needs":[108],"The":[113],"closes":[115],"with":[116],"recommendations":[117],"application":[120],"developers":[121],"allow":[123],"utilization":[125],"processors.":[129]},"counts_by_year":[{"year":2012,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}