{"id":"https://openalex.org/W2135090308","doi":"https://doi.org/10.1109/iscas.2011.5937798","title":"FPGA Implementation of an ASIP for high throughput DFT/DCT 1D/2D engine","display_name":"FPGA Implementation of an ASIP for high throughput DFT/DCT 1D/2D engine","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2135090308","doi":"https://doi.org/10.1109/iscas.2011.5937798","mag":"2135090308"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5111905310","display_name":"Hanan Hassan","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Hanan M. Hassan","raw_affiliation_strings":["Center of Wireless Studies, Faculty of Engineering, Cairo University, Egypt","[Center for Wireless Studies, Faculty of Engineering Cairo University, Egypt]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center of Wireless Studies, Faculty of Engineering, Cairo University, Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"[Center for Wireless Studies, Faculty of Engineering Cairo University, Egypt]","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5044315049","display_name":"Ahmed F. Shalash","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Ahmed F. Shalash","raw_affiliation_strings":["Center of Wireless Studies, Faculty of Engineering, Cairo University, Egypt","[Center for Wireless Studies, Faculty of Engineering Cairo University, Egypt]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center of Wireless Studies, Faculty of Engineering, Cairo University, Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"[Center for Wireless Studies, Faculty of Engineering Cairo University, Egypt]","institution_ids":["https://openalex.org/I145487455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103448341","display_name":"Karim Mohamed","orcid":null},"institutions":[{"id":"https://openalex.org/I145487455","display_name":"Cairo University","ror":"https://ror.org/03q21mh05","country_code":"EG","type":"education","lineage":["https://openalex.org/I145487455"]}],"countries":["EG"],"is_corresponding":false,"raw_author_name":"Karim Mohamed","raw_affiliation_strings":["Center of Wireless Studies, Faculty of Engineering, Cairo University, Egypt","[Center for Wireless Studies, Faculty of Engineering Cairo University, Egypt]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Center of Wireless Studies, Faculty of Engineering, Cairo University, Egypt","institution_ids":["https://openalex.org/I145487455"]},{"raw_affiliation_string":"[Center for Wireless Studies, Faculty of Engineering Cairo University, Egypt]","institution_ids":["https://openalex.org/I145487455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.6242,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.69056923,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1255","last_page":"1258"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7256456017494202},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5777140855789185},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5764209032058716},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.48658549785614014},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4834247827529907},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4799523651599884},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4593122601509094},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38953134417533875},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13137072324752808}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7256456017494202},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5777140855789185},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5764209032058716},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.48658549785614014},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4834247827529907},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4799523651599884},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4593122601509094},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38953134417533875},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13137072324752808},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937798","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937798","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5199999809265137,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1550067000","https://openalex.org/W1986375420","https://openalex.org/W1997824362","https://openalex.org/W2050712002","https://openalex.org/W2058167130","https://openalex.org/W2102182691","https://openalex.org/W2111755292","https://openalex.org/W2113880531","https://openalex.org/W2125231476","https://openalex.org/W2160442300","https://openalex.org/W2161119901","https://openalex.org/W2163284562","https://openalex.org/W2163962121","https://openalex.org/W2168192382","https://openalex.org/W3144066131","https://openalex.org/W4240674509","https://openalex.org/W6633010253"],"related_works":["https://openalex.org/W1916685473","https://openalex.org/W2055682261","https://openalex.org/W1993363272","https://openalex.org/W2186390138","https://openalex.org/W2060035984","https://openalex.org/W2790129917","https://openalex.org/W2992856432","https://openalex.org/W2100638064","https://openalex.org/W2127787376","https://openalex.org/W2534655758"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"A":[3,70],"novel":[4],"architecture":[5],"of":[6,39,48,120],"an":[7],"Application":[8],"Specific":[9],"Instruction":[10],"Processor":[11],"(ASIP)":[12],"for":[13,152],"scalable":[14],"DFT/IDFT":[15],"DCT/IDCT":[16],"ID":[17],"(N-point)":[18],"and":[19,66,127,156],"2D":[20],"(N":[21],"\u00d7":[22,53],"M":[23],"point)":[24],"engine":[25,61,123,146],"is":[26,43,75,84,113],"proposed.":[27],"An":[28],"in":[29,45,129,133],"place":[30],"configurable":[31],"radix":[32,41],"2/3/4":[33],"butterfly,":[34],"makes":[35],"possible":[36],"the":[37,46,60,88,108,122],"implementation":[38],"two":[40],"N/M":[42],"varied":[44],"form":[47],"2":[49],"<sub":[50],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[51,56],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">x</sub>":[52],"3":[54],"<sup":[55],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">y</sup>":[57],".":[58],"Therefore":[59],"can":[62,137],"support":[63],"different":[64],"communication":[65],"signal":[67],"processing":[68],"applications.":[69,143],"new":[71,142],"address":[72,98],"generator":[73,99],"scheme":[74,83],"proposed":[76],"which":[77],"achieves":[78],"conflict-free":[79],"memory":[80,89,93,111],"access.":[81],"This":[82],"based":[85],"on":[86],"partitioning":[87],"to":[90,100,115,141],"4":[91],"dual-port":[92],"banks":[94],"with":[95,161],"a":[96,153],"continuous":[97],"accommodate":[101],"high-speed":[102],"requirements.":[103],"Using":[104],"same":[105],"reduction":[106],"techniques,":[107],"twiddle":[109],"factors":[110],"size":[112],"reduced":[114],"28%.":[116],"By":[117],"taking":[118],"advantage":[119],"programmability,":[121],"provides":[124],"more":[125],"configurability":[126],"flexibility":[128],"switching":[130],"between":[131],"modes":[132],"run-time.":[134],"Moreover":[135],"it":[136],"be":[138],"easily":[139],"adapt":[140],"The":[144],"DFT/DCT":[145],"requires":[147],"only":[148],"1280":[149],"clock":[150],"cycles":[151],"1024-point":[154],"DFT-1D":[155],"runs":[157],"at":[158],"120":[159],"MHz":[160],"SQNR":[162],"75.2":[163],"dB.":[164]},"counts_by_year":[{"year":2015,"cited_by_count":3},{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}