{"id":"https://openalex.org/W2139216731","doi":"https://doi.org/10.1109/iscas.2011.5937787","title":"A hierarchical 3-D floorplanning algorithm for many-core CMP networks","display_name":"A hierarchical 3-D floorplanning algorithm for many-core CMP networks","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2139216731","doi":"https://doi.org/10.1109/iscas.2011.5937787","mag":"2139216731"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079732524","display_name":"Sachhidh Kannan","orcid":null},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I90965887","display_name":"SUNY Polytechnic Institute","ror":"https://ror.org/000fxgx19","country_code":"US","type":"education","lineage":["https://openalex.org/I90965887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sachhidh Kannan","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, NY, USA","Department of Electrical & Computer Engineering, Polytechnic Institute of NYU, Brooklyn, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, NY, USA","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Polytechnic Institute of NYU, Brooklyn, USA","institution_ids":["https://openalex.org/I90965887"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5047248181","display_name":"Garrett S. Rose","orcid":"https://orcid.org/0000-0003-3070-4087"},"institutions":[{"id":"https://openalex.org/I57206974","display_name":"New York University","ror":"https://ror.org/0190ak572","country_code":"US","type":"education","lineage":["https://openalex.org/I57206974"]},{"id":"https://openalex.org/I90965887","display_name":"SUNY Polytechnic Institute","ror":"https://ror.org/000fxgx19","country_code":"US","type":"education","lineage":["https://openalex.org/I90965887"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Garrett S. Rose","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, NY, USA","Department of Electrical & Computer Engineering, Polytechnic Institute of NYU, Brooklyn, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Polytechnic Institute of New York University, Brooklyn, NY, USA","institution_ids":["https://openalex.org/I90965887","https://openalex.org/I57206974"]},{"raw_affiliation_string":"Department of Electrical & Computer Engineering, Polytechnic Institute of NYU, Brooklyn, USA","institution_ids":["https://openalex.org/I90965887"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.5406,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.72473229,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"97","issue":null,"first_page":"1211","last_page":"1214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9832000136375427,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.9838845729827881},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7281298637390137},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.7165524959564209},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5810806751251221},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.5767519474029541},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5581221580505371},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.4487555921077728},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4277372658252716},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.41808077692985535},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.39545196294784546},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3115139901638031},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.08548155426979065}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.9838845729827881},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7281298637390137},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.7165524959564209},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5810806751251221},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.5767519474029541},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5581221580505371},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.4487555921077728},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4277372658252716},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.41808077692985535},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.39545196294784546},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3115139901638031},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.08548155426979065},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937787","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937787","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1541688521","https://openalex.org/W2023264348","https://openalex.org/W2048789167","https://openalex.org/W2066162922","https://openalex.org/W2094915857","https://openalex.org/W2115601838","https://openalex.org/W2122337686","https://openalex.org/W2140746294","https://openalex.org/W2143034719","https://openalex.org/W2145547293","https://openalex.org/W2159747318","https://openalex.org/W2164345661"],"related_works":["https://openalex.org/W1518650219","https://openalex.org/W2018147837","https://openalex.org/W1919516409","https://openalex.org/W4240503776","https://openalex.org/W2046102945","https://openalex.org/W2167693349","https://openalex.org/W1693171640","https://openalex.org/W2186482337","https://openalex.org/W4211105560","https://openalex.org/W2085677959"],"abstract_inverted_index":{"With":[0],"technology":[1],"scaling":[2],"and":[3,29,44,61,94],"3D":[4],"integration,":[5],"it":[6],"is":[7],"becoming":[8],"possible":[9],"to":[10,35],"accommodate":[11],"hundreds":[12],"of":[13,23],"processing":[14,42],"elements":[15,43],"forming":[16],"many-core":[17],"chip":[18],"multiprocessors":[19],"(CMP).":[20],"Manual":[21],"floorplanning":[22,81],"chips":[24],"becomes":[25],"more":[26],"time":[27],"consuming":[28],"inefficient":[30],"as":[31],"complexity":[32],"increases.":[33],"Compared":[34,78],"traditional":[36,80],"ASIC":[37],"architectures,":[38],"CMPs":[39],"have":[40],"homogenous":[41],"regular":[45],"network":[46],"topologies.":[47],"In":[48],"this":[49],"paper,":[50],"we":[51],"propose":[52],"a":[53],"floorplan":[54],"technique":[55],"that":[56],"can":[57,68],"exploit":[58],"the":[59,90],"regularity":[60],"structure":[62],"present":[63],"in":[64,88],"3D-CMP":[65],"networks.":[66],"We":[67],"generate":[69],"floorplans":[70],"for":[71],"different":[72,75],"topologies":[73],"under":[74],"design":[76],"constraints.":[77],"with":[79],"approaches,":[82],"our":[83],"tool":[84],"shows":[85],"significant":[86],"advantages":[87],"reducing":[89],"total":[91],"interconnect":[92],"wire-length":[93],"power.":[95]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}