{"id":"https://openalex.org/W2147521609","doi":"https://doi.org/10.1109/iscas.2011.5937773","title":"A dual-mode VCO based low-power synthesizer with optimized automatic frequency calibration for software-defined radio","display_name":"A dual-mode VCO based low-power synthesizer with optimized automatic frequency calibration for software-defined radio","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2147521609","doi":"https://doi.org/10.1109/iscas.2011.5937773","mag":"2147521609"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040046865","display_name":"Jin Zhou","orcid":"https://orcid.org/0000-0001-5134-3706"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jin Zhou","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009189637","display_name":"Wei Li","orcid":"https://orcid.org/0000-0001-9177-4551"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wei Li","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109151700","display_name":"Deping Huang","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Deping Huang","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103017375","display_name":"Lian Chen","orcid":"https://orcid.org/0000-0002-2832-4141"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Lian","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100710683","display_name":"Ning Li","orcid":"https://orcid.org/0000-0003-0294-1747"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Ning Li","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016448886","display_name":"Junyan Ren","orcid":"https://orcid.org/0000-0002-7799-6251"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Junyan Ren","raw_affiliation_strings":["State Key Laboratory of ASIC & System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC & System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I24943067"],"apc_list":null,"apc_paid":null,"fwci":1.79,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.85147542,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"39","issue":null,"first_page":"1145","last_page":"1148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dbc","display_name":"dBc","score":0.8655745983123779},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.8094398975372314},{"id":"https://openalex.org/keywords/voltage-controlled-oscillator","display_name":"Voltage-controlled oscillator","score":0.7379226088523865},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6267309784889221},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.6203633546829224},{"id":"https://openalex.org/keywords/wideband","display_name":"Wideband","score":0.5967310667037964},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5647504925727844},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.5565784573554993},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5466322898864746},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.5230332612991333},{"id":"https://openalex.org/keywords/software-defined-radio","display_name":"Software-defined radio","score":0.46156659722328186},{"id":"https://openalex.org/keywords/frequency-offset","display_name":"Frequency offset","score":0.4325188398361206},{"id":"https://openalex.org/keywords/cascade","display_name":"Cascade","score":0.42118164896965027},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3934963345527649},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.32145440578460693},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.3035793602466583},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24968692660331726},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.20908653736114502},{"id":"https://openalex.org/keywords/orthogonal-frequency-division-multiplexing","display_name":"Orthogonal frequency-division multiplexing","score":0.09994906187057495}],"concepts":[{"id":"https://openalex.org/C193523891","wikidata":"https://www.wikidata.org/wiki/Q1771950","display_name":"dBc","level":3,"score":0.8655745983123779},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.8094398975372314},{"id":"https://openalex.org/C5291336","wikidata":"https://www.wikidata.org/wiki/Q852341","display_name":"Voltage-controlled oscillator","level":3,"score":0.7379226088523865},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6267309784889221},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.6203633546829224},{"id":"https://openalex.org/C2780202535","wikidata":"https://www.wikidata.org/wiki/Q4524457","display_name":"Wideband","level":2,"score":0.5967310667037964},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5647504925727844},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.5565784573554993},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5466322898864746},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.5230332612991333},{"id":"https://openalex.org/C171115542","wikidata":"https://www.wikidata.org/wiki/Q1331892","display_name":"Software-defined radio","level":2,"score":0.46156659722328186},{"id":"https://openalex.org/C49319798","wikidata":"https://www.wikidata.org/wiki/Q5502874","display_name":"Frequency offset","level":4,"score":0.4325188398361206},{"id":"https://openalex.org/C34146451","wikidata":"https://www.wikidata.org/wiki/Q5048094","display_name":"Cascade","level":2,"score":0.42118164896965027},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3934963345527649},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.32145440578460693},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.3035793602466583},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24968692660331726},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.20908653736114502},{"id":"https://openalex.org/C40409654","wikidata":"https://www.wikidata.org/wiki/Q375889","display_name":"Orthogonal frequency-division multiplexing","level":3,"score":0.09994906187057495},{"id":"https://openalex.org/C42360764","wikidata":"https://www.wikidata.org/wiki/Q83588","display_name":"Chemical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937773","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937773","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1488981859","https://openalex.org/W1972768432","https://openalex.org/W1985680276","https://openalex.org/W2052719574","https://openalex.org/W2060362465","https://openalex.org/W2061100613","https://openalex.org/W2085307869","https://openalex.org/W2126040583","https://openalex.org/W2151807985","https://openalex.org/W2152126312","https://openalex.org/W6643596546"],"related_works":["https://openalex.org/W2141726610","https://openalex.org/W2061664740","https://openalex.org/W2540766993","https://openalex.org/W2086169776","https://openalex.org/W4242529045","https://openalex.org/W2911266525","https://openalex.org/W2017334866","https://openalex.org/W1970939492","https://openalex.org/W2022376709","https://openalex.org/W2081457870"],"abstract_inverted_index":{"A":[0,59],"low":[1],"power":[2,54],"sigma-delta":[3],"fractional-N":[4],"frequency":[5,36],"synthesizer":[6,119],"for":[7,55],"software-defined":[8],"radio":[9],"(SDR)":[10],"implemented":[11],"in":[12],"a":[13,22,44,52,56,83,128],"0.13":[14],"\u03bcm":[15],"CMOS":[16],"process":[17,66],"is":[18,75,90,105],"presented,":[19],"based":[20],"on":[21],"dual-mode":[23],"VCO":[24],"(DMVCO)":[25],"reconfigurable":[26],"between":[27],"wideband":[28],"mode":[29],"and":[30],"quadrature":[31],"mode,":[32],"with":[33,109],"optimized":[34,41],"automatic":[35],"calibration":[37,65,70],"(AFC).":[38],"The":[39,87,100,116],"proposed":[40],"AFC":[42,111],"enables":[43],"more":[45],"accurate":[46],"band":[47],"selection":[48],"as":[49,51],"well":[50],"lower":[53],"dual-VCO":[57],"PLL.":[58],"multi-phase":[60],"counter":[61],"(MPC)":[62],"accelerates":[63],"the":[64,69,96],"without":[67],"ruining":[68],"accuracy.":[71],"Simulated":[72],"phase":[73],"noise":[74],"-123":[76],"dBc/Hz":[77],"at":[78],"1":[79],"MHz":[80],"offset":[81],"from":[82,95,127],"1.8":[84],"GHz":[85,118],"carrier.":[86],"spectral":[88],"purity":[89],"better":[91],"than":[92,114],"45":[93],"dBc":[94],"output":[97],"of":[98,103],"mixer.":[99],"locking":[101],"time":[102,112],"PLL":[104],"about":[106],"40":[107],"\u03bcs":[108],"an":[110],"less":[113],"lO\u03bcs.":[115],"0.4-6":[117],"consumes":[120],"only":[121],"35":[122],"mW":[123,126],"to":[124],"51":[125],"1.2":[129],"V":[130],"supply.":[131]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}