{"id":"https://openalex.org/W2108975953","doi":"https://doi.org/10.1109/iscas.2011.5937707","title":"An improved FPGA implementation of CNN Gabor-type filters","display_name":"An improved FPGA implementation of CNN Gabor-type filters","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2108975953","doi":"https://doi.org/10.1109/iscas.2011.5937707","mag":"2108975953"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5068314299","display_name":"Evren Cesur","orcid":null},"institutions":[{"id":"https://openalex.org/I4101805","display_name":"Y\u0131ld\u0131z Technical University","ror":"https://ror.org/0547yzj13","country_code":"TR","type":"education","lineage":["https://openalex.org/I4101805"]}],"countries":["TR"],"is_corresponding":true,"raw_author_name":"Evren Cesur","raw_affiliation_strings":["Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey","Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey, 34349"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4101805"]},{"raw_affiliation_string":"Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey, 34349","institution_ids":["https://openalex.org/I4101805"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5034039863","display_name":"Nerhun Y\u0131ld\u0131z","orcid":"https://orcid.org/0000-0003-3988-0941"},"institutions":[{"id":"https://openalex.org/I4101805","display_name":"Y\u0131ld\u0131z Technical University","ror":"https://ror.org/0547yzj13","country_code":"TR","type":"education","lineage":["https://openalex.org/I4101805"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Nerhun Yildiz","raw_affiliation_strings":["Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey","Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey, 34349"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4101805"]},{"raw_affiliation_string":"Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey, 34349","institution_ids":["https://openalex.org/I4101805"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5054083929","display_name":"V. Tav\u015fanoglu","orcid":"https://orcid.org/0000-0001-8590-1518"},"institutions":[{"id":"https://openalex.org/I4101805","display_name":"Y\u0131ld\u0131z Technical University","ror":"https://ror.org/0547yzj13","country_code":"TR","type":"education","lineage":["https://openalex.org/I4101805"]}],"countries":["TR"],"is_corresponding":false,"raw_author_name":"Vedat Tavsanoglu","raw_affiliation_strings":["Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey","Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey, 34349"],"affiliations":[{"raw_affiliation_string":"Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey","institution_ids":["https://openalex.org/I4101805"]},{"raw_affiliation_string":"Electronics and Communications, Engineering Department, Yildiz Technical University, Istanbul, Turkey, 34349","institution_ids":["https://openalex.org/I4101805"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5068314299"],"corresponding_institution_ids":["https://openalex.org/I4101805"],"apc_list":null,"apc_paid":null,"fwci":1.0502,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.78976602,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"93","issue":null,"first_page":"881","last_page":"884"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11347","display_name":"Neural Networks Stability and Synchronization","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/stratix","display_name":"Stratix","score":0.9103055000305176},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7895970344543457},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.784652590751648},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.7354109883308411},{"id":"https://openalex.org/keywords/frame-rate","display_name":"Frame rate","score":0.6481943130493164},{"id":"https://openalex.org/keywords/realization","display_name":"Realization (probability)","score":0.5943484902381897},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49248871207237244},{"id":"https://openalex.org/keywords/frame","display_name":"Frame (networking)","score":0.4386715292930603},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.32496970891952515},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.32399141788482666},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.24841931462287903}],"concepts":[{"id":"https://openalex.org/C2776277307","wikidata":"https://www.wikidata.org/wiki/Q22074755","display_name":"Stratix","level":3,"score":0.9103055000305176},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7895970344543457},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.784652590751648},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.7354109883308411},{"id":"https://openalex.org/C3261483","wikidata":"https://www.wikidata.org/wiki/Q119565","display_name":"Frame rate","level":2,"score":0.6481943130493164},{"id":"https://openalex.org/C2781089630","wikidata":"https://www.wikidata.org/wiki/Q21856745","display_name":"Realization (probability)","level":2,"score":0.5943484902381897},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49248871207237244},{"id":"https://openalex.org/C126042441","wikidata":"https://www.wikidata.org/wiki/Q1324888","display_name":"Frame (networking)","level":2,"score":0.4386715292930603},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.32496970891952515},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.32399141788482666},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.24841931462287903},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937707","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937707","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1517315774","https://openalex.org/W1570173134","https://openalex.org/W2027748098","https://openalex.org/W2103897397","https://openalex.org/W2149992269","https://openalex.org/W2160364845","https://openalex.org/W2973818247","https://openalex.org/W2987876275","https://openalex.org/W6630903294","https://openalex.org/W6675809513","https://openalex.org/W6682090659","https://openalex.org/W6682747227"],"related_works":["https://openalex.org/W1509155667","https://openalex.org/W2518118925","https://openalex.org/W3004362061","https://openalex.org/W4297665406","https://openalex.org/W2364622490","https://openalex.org/W2042515040","https://openalex.org/W2383986884","https://openalex.org/W2356141508","https://openalex.org/W2749962643","https://openalex.org/W2390807153"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,31],"new":[4],"Cellular":[5],"Neural":[6],"Network":[7],"(CNN)":[8],"structure":[9,23],"for":[10,57],"implementing":[11],"two":[12],"dimensional":[13],"Gabor-type":[14],"filters":[15],"is":[16,24,55,64],"proposed":[17],"over":[18],"our":[19,91],"previous":[20],"design.":[21],"The":[22,41,78],"coded":[25],"in":[26],"VHDL":[27],"and":[28,47,73,82],"realized":[29],"on":[30],"state":[32],"of":[33,85],"the":[34,67,86],"art":[35],"Altera":[36],"Stratix":[37],"IV":[38],"230":[39],"FPGA.":[40],"prototype":[42],"supports":[43],"Full-HD":[44],"1080p":[45],"resolution":[46],"60":[48],"Hz":[49],"frame":[50],"rate.":[51],"One":[52],"dedicated":[53],"processor":[54],"used":[56],"each":[58],"Euler":[59],"iteration,":[60],"where":[61],"time":[62,95],"step":[63,71],"taken":[65,89],"as":[66,69],"same":[68],"optimum":[70],"size,":[72],"50":[74],"iterations":[75],"are":[76,88],"implemented.":[77],"input/output,":[79],"control,":[80],"RAM":[81],"communication":[83],"blocks":[84],"realization":[87],"from":[90],"second":[92],"generation":[93],"real":[94],"CNN":[96],"emulator":[97],"(RTCNNP-v2).":[98]},"counts_by_year":[{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}