{"id":"https://openalex.org/W2097745938","doi":"https://doi.org/10.1109/iscas.2011.5937651","title":"Bit-parallel Multiple Constant Multiplication using Look-Up Tables on FPGA","display_name":"Bit-parallel Multiple Constant Multiplication using Look-Up Tables on FPGA","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2097745938","doi":"https://doi.org/10.1109/iscas.2011.5937651","mag":"2097745938"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5022061486","display_name":"Mathias Faust","orcid":"https://orcid.org/0000-0003-2566-317X"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Mathias Faust","raw_affiliation_strings":["Centre of High Performance Embedded Systems, Nanyang Technological University, Singapore","Centre for High Performance Embedded Systems, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre of High Performance Embedded Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Centre for High Performance Embedded Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029335324","display_name":"Chip-Hong Chang","orcid":"https://orcid.org/0000-0002-8897-6176"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Chip-Hong Chang","raw_affiliation_strings":["Centre of High Performance Embedded Systems, Nanyang Technological University, Singapore","Centre for High Performance Embedded Systems, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Centre of High Performance Embedded Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Centre for High Performance Embedded Systems, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.8921,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.87079795,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"657","last_page":"660"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.7877312898635864},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7740013599395752},{"id":"https://openalex.org/keywords/lookup-table","display_name":"Lookup table","score":0.7436813712120056},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.7424893379211426},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6800377368927002},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.6135676503181458},{"id":"https://openalex.org/keywords/constant","display_name":"Constant (computer programming)","score":0.5591254830360413},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4770911633968353},{"id":"https://openalex.org/keywords/multiplication-algorithm","display_name":"Multiplication algorithm","score":0.440725713968277},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2206876575946808},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.15624728798866272}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.7877312898635864},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7740013599395752},{"id":"https://openalex.org/C134835016","wikidata":"https://www.wikidata.org/wiki/Q690265","display_name":"Lookup table","level":2,"score":0.7436813712120056},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.7424893379211426},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6800377368927002},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.6135676503181458},{"id":"https://openalex.org/C2777027219","wikidata":"https://www.wikidata.org/wiki/Q1284190","display_name":"Constant (computer programming)","level":2,"score":0.5591254830360413},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4770911633968353},{"id":"https://openalex.org/C201290732","wikidata":"https://www.wikidata.org/wiki/Q130762","display_name":"Multiplication algorithm","level":3,"score":0.440725713968277},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2206876575946808},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.15624728798866272},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937651","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937651","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.49000000953674316,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1984615619","https://openalex.org/W2001254103","https://openalex.org/W2010759456","https://openalex.org/W2084902696","https://openalex.org/W2132897414","https://openalex.org/W2134918682","https://openalex.org/W2142853511","https://openalex.org/W2158089006","https://openalex.org/W2163466968","https://openalex.org/W2169484940"],"related_works":["https://openalex.org/W2117300767","https://openalex.org/W2024574431","https://openalex.org/W2131696304","https://openalex.org/W2374017528","https://openalex.org/W4239932082","https://openalex.org/W4285503609","https://openalex.org/W2126248441","https://openalex.org/W2225983048","https://openalex.org/W2382457518","https://openalex.org/W2372139915"],"abstract_inverted_index":{"The":[0,32,158],"research":[1],"on":[2,18,44],"optimization":[3,148],"of":[4,34,40,56,60,110,128,166],"Multiple":[5],"Constant":[6],"Multiplication":[7],"(MCM)":[8],"during":[9],"the":[10,38,47,57,63,107,118,126,137,144,151,169],"last":[11],"two":[12],"decades":[13],"has":[14,85],"been":[15,86],"focusing":[16],"mainly":[17],"common":[19],"subexpression":[20],"elimination":[21],"and":[22,103,168],"reduced":[23,154],"adder":[24],"graph":[25],"algorithms":[26],"when":[27],"bit-parallel":[28,78],"computation":[29],"is":[30,73,153],"required.":[31],"advancement":[33],"FPGA":[35,72],"technology":[36],"enables":[37],"implementation":[39,50,69,80],"complex":[41],"MCM":[42,147],"instances":[43],"FPGA,":[45,61],"but":[46],"shift-and-add":[48],"network":[49],"does":[51],"not":[52],"make":[53],"full":[54],"use":[55],"fundamental":[58],"resources":[59],"like":[62],"Look-Up":[64],"Tables":[65],"(LUT).":[66],"Since":[67],"bit-serial":[68],"optimized":[70],"for":[71,77,81,173],"slow,":[74],"an":[75,100],"attempt":[76],"LUT-based":[79,92],"single":[82],"constant":[83,96],"multiplication":[84],"made.":[87],"This":[88],"paper":[89],"extends":[90],"this":[91],"method":[93],"to":[94,143],"multiple":[95],"multiplications.":[97],"It":[98],"presents":[99],"interesting":[101],"insight":[102],"unexpected":[104],"outcome":[105],"that":[106,136],"maximal":[108],"number":[109,120,165],"LUTs":[111],"required":[112,138],"can":[113],"be":[114],"limited":[115],"far":[116],"below":[117],"theoretical":[119],"by":[121,155],"mere":[122],"enumeration":[123],"without":[124],"considering":[125],"legitimacy":[127],"all":[129],"possible":[130],"output":[131],"combinations.":[132],"Simulation":[133],"results":[134],"show":[135],"logic":[139],"slices":[140],"are":[141,160],"comparable":[142],"traditional":[145],"adder-based":[146],"methods":[149],"while":[150],"delay":[152],"approximately":[156],"33%.":[157],"advantages":[159],"more":[161],"prominent":[162],"with":[163],"increasing":[164],"constants":[167],"bit":[170],"width":[171],"used":[172],"their":[174],"representation.":[175]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}