{"id":"https://openalex.org/W2147156837","doi":"https://doi.org/10.1109/iscas.2011.5937650","title":"Combining ISA extensions and subsetting for improved ASIP performance and cost","display_name":"Combining ISA extensions and subsetting for improved ASIP performance and cost","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2147156837","doi":"https://doi.org/10.1109/iscas.2011.5937650","mag":"2147156837"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5079715276","display_name":"Simon Rajotte","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Simon Rajotte","raw_affiliation_strings":["Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada","Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019138955","display_name":"Diana C. Gil","orcid":null},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Diana Carolina Gil","raw_affiliation_strings":["Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada","Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5032933923","display_name":"J. M. Pierre Langlois","orcid":"https://orcid.org/0000-0003-1721-2520"},"institutions":[{"id":"https://openalex.org/I45683168","display_name":"Polytechnique Montr\u00e9al","ror":"https://ror.org/05f8d4e86","country_code":"CA","type":"education","lineage":["https://openalex.org/I45683168"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"J.M. Pierre Langlois","raw_affiliation_strings":["Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada","Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Montreal, Canada","institution_ids":["https://openalex.org/I45683168"]},{"raw_affiliation_string":"Department of Computer Engineering and Software Engineering, \u00c9cole Polytechnique de Montr\u00e9al, Canada","institution_ids":["https://openalex.org/I45683168"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I45683168"],"apc_list":null,"apc_paid":null,"fwci":0.4475,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.62363894,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"653","last_page":"656"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10531","display_name":"Advanced Vision and Imaging","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8888843059539795},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.7520913481712341},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7210261225700378},{"id":"https://openalex.org/keywords/application-specific-instruction-set-processor","display_name":"Application-specific instruction-set processor","score":0.7007430195808411},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5911259055137634},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5595970153808594},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5166016817092896},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.47936350107192993},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.416413277387619},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38733428716659546},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.07681182026863098}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8888843059539795},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.7520913481712341},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7210261225700378},{"id":"https://openalex.org/C201736964","wikidata":"https://www.wikidata.org/wiki/Q621583","display_name":"Application-specific instruction-set processor","level":3,"score":0.7007430195808411},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5911259055137634},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5595970153808594},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5166016817092896},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.47936350107192993},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.416413277387619},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38733428716659546},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.07681182026863098}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2011.5937650","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937650","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},{"id":"pmh:oai:publications.polymtl.ca:16285","is_oa":false,"landing_page_url":"https://publications.polymtl.ca/16285/","pdf_url":null,"source":{"id":"https://openalex.org/S4306401013","display_name":"PolyPublie (\u00c9cole Polytechnique de Montr\u00e9al)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I45683168","host_organization_name":"Polytechnique Montr\u00e9al","host_organization_lineage":["https://openalex.org/I45683168"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Communication de conf\u00e9rence"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.49000000953674316,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1980071468","https://openalex.org/W1981305988","https://openalex.org/W1992857325","https://openalex.org/W1995348478","https://openalex.org/W2010074783","https://openalex.org/W2028637730","https://openalex.org/W2112537029","https://openalex.org/W2115541788","https://openalex.org/W2171697422","https://openalex.org/W4234669735","https://openalex.org/W6645866119"],"related_works":["https://openalex.org/W2047885859","https://openalex.org/W2036206036","https://openalex.org/W2045177269","https://openalex.org/W2189543321","https://openalex.org/W2551798393","https://openalex.org/W2539200741","https://openalex.org/W2116582200","https://openalex.org/W1980898636","https://openalex.org/W2883183116","https://openalex.org/W1988987900"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,23,73,82,105],"fine-grained":[4],"configurable":[5],"processor":[6,30,68,96],"model":[7,31,69],"used":[8],"to":[9,21,51,81,99],"generate":[10],"image":[11],"processing":[12],"Application":[13],"Specific":[14],"Instruction":[15,46],"Set":[16,47],"Processors":[17],"(ASIPs).":[18],"A":[19],"methodology":[20,36],"develop":[22],"minimal":[24],"instruction":[25],"set":[26],"ASIP":[27],"with":[28,45],"the":[29,66,94],"is":[32,37,70],"also":[33],"proposed.":[34],"The":[35,59],"based":[38],"on":[39],"using":[40],"specialized":[41,92],"instructions":[42],"in":[43],"conjunction":[44],"Architecture":[48],"(ISA)":[49],"subsetting":[50,90],"reduce":[52],"hardware":[53],"costs":[54],"and":[55,77,91],"improve":[56],"execution":[57],"time.":[58],"performance":[60],"of":[61,65],"an":[62],"FPGA":[63],"implementation":[64],"proposed":[67,95],"measured":[71],"for":[72],"two-dimensional":[74],"Gaussian":[75],"filter":[76],"results":[78],"are":[79],"compared":[80],"popular":[83],"commercial":[84],"soft":[85],"core":[86],"processor.":[87],"With":[88],"ISA":[89],"instructions,":[93],"uses":[97],"up":[98],"45%":[100],"fewer":[101],"slices":[102],"while":[103],"achieving":[104],"1.57\u00d7":[106],"speedup.":[107]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}