{"id":"https://openalex.org/W2156586971","doi":"https://doi.org/10.1109/iscas.2011.5937633","title":"An energy-efficient 8×8 2-D DCT VLSI architecture for battery-powered portable devices","display_name":"An energy-efficient 8×8 2-D DCT VLSI architecture for battery-powered portable devices","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2156586971","doi":"https://doi.org/10.1109/iscas.2011.5937633","mag":"2156586971"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5077537161","display_name":"Vinucius S. Livramento","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinucius S. Livramento","raw_affiliation_strings":["System Design Automation Laboratory-Department of Informatics and Statistics, PPGCC, Federal University of Santa Catarina, Florianopolis, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Design Automation Laboratory-Department of Informatics and Statistics, PPGCC, Federal University of Santa Catarina, Florianopolis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030739749","display_name":"Bruno George de Moraes","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Bruno G. Moraes","raw_affiliation_strings":["System Design Automation Laboratory-Department of Informatics and Statistics, PPGCC, Federal University of Santa Catarina, Florianopolis, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Design Automation Laboratory-Department of Informatics and Statistics, PPGCC, Federal University of Santa Catarina, Florianopolis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5029733141","display_name":"Brunno A. Machado","orcid":null},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Brunno A. Machado","raw_affiliation_strings":["System Design Automation Laboratory-Department of Informatics and Statistics, PPGCC, Federal University of Santa Catarina, Florianopolis, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Design Automation Laboratory-Department of Informatics and Statistics, PPGCC, Federal University of Santa Catarina, Florianopolis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045089951","display_name":"Jos\u00e9 Lu\u00eds G\u00fcntzel","orcid":"https://orcid.org/0000-0002-7712-869X"},"institutions":[{"id":"https://openalex.org/I4104125","display_name":"Universidade Federal de Santa Catarina","ror":"https://ror.org/041akq887","country_code":"BR","type":"education","lineage":["https://openalex.org/I4104125"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Jose Luis Guntzel","raw_affiliation_strings":["System Design Automation Laboratory-Department of Informatics and Statistics, PPGCC, Federal University of Santa Catarina, Florianopolis, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Design Automation Laboratory-Department of Informatics and Statistics, PPGCC, Federal University of Santa Catarina, Florianopolis, Brazil","institution_ids":["https://openalex.org/I4104125"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.18770353,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"587","last_page":"590"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10741","display_name":"Video Coding and Compression Technologies","score":0.9970999956130981,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.774239182472229},{"id":"https://openalex.org/keywords/discrete-cosine-transform","display_name":"Discrete cosine transform","score":0.5855833292007446},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5805854797363281},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5680959820747375},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.5298286080360413},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5225405097007751},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5173189640045166},{"id":"https://openalex.org/keywords/video-graphics-array","display_name":"Video Graphics Array","score":0.51165372133255},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5106354355812073},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.5027170181274414},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.49781298637390137},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.47854381799697876},{"id":"https://openalex.org/keywords/battery","display_name":"Battery (electricity)","score":0.4399350881576538},{"id":"https://openalex.org/keywords/computational-science","display_name":"Computational science","score":0.41539645195007324},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4143734276294708},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3773338496685028},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3763229250907898},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.35620516538619995},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2529561519622803},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.23421964049339294},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.18504592776298523},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17794835567474365},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16963359713554382},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16653504967689514},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.11473199725151062},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.10979205369949341}],"concepts":[{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.774239182472229},{"id":"https://openalex.org/C2221639","wikidata":"https://www.wikidata.org/wiki/Q2877","display_name":"Discrete cosine transform","level":3,"score":0.5855833292007446},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5805854797363281},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5680959820747375},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.5298286080360413},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5225405097007751},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5173189640045166},{"id":"https://openalex.org/C139983466","wikidata":"https://www.wikidata.org/wiki/Q17194","display_name":"Video Graphics Array","level":3,"score":0.51165372133255},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5106354355812073},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.5027170181274414},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.49781298637390137},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.47854381799697876},{"id":"https://openalex.org/C555008776","wikidata":"https://www.wikidata.org/wiki/Q267298","display_name":"Battery (electricity)","level":3,"score":0.4399350881576538},{"id":"https://openalex.org/C459310","wikidata":"https://www.wikidata.org/wiki/Q117801","display_name":"Computational science","level":1,"score":0.41539645195007324},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4143734276294708},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3773338496685028},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3763229250907898},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.35620516538619995},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2529561519622803},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.23421964049339294},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.18504592776298523},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17794835567474365},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16963359713554382},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16653504967689514},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.11473199725151062},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.10979205369949341},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937633","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937633","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W651021132","https://openalex.org/W1582019256","https://openalex.org/W1675273072","https://openalex.org/W1939239274","https://openalex.org/W2006097283","https://openalex.org/W2031614119","https://openalex.org/W2033035206","https://openalex.org/W2050504509","https://openalex.org/W2054463679","https://openalex.org/W2062271532","https://openalex.org/W2088839215","https://openalex.org/W2097088648","https://openalex.org/W2113592437","https://openalex.org/W2114751576","https://openalex.org/W2129493501","https://openalex.org/W2148420534","https://openalex.org/W2158664566","https://openalex.org/W2172699263","https://openalex.org/W6634803963","https://openalex.org/W6666114497","https://openalex.org/W6682000634"],"related_works":["https://openalex.org/W2360664843","https://openalex.org/W2015155483","https://openalex.org/W2022568231","https://openalex.org/W2163915119","https://openalex.org/W2575964431","https://openalex.org/W1572837867","https://openalex.org/W2544255433","https://openalex.org/W2141748053","https://openalex.org/W2141277095","https://openalex.org/W2031051084"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"energy-efficient":[4],"VLSI":[5],"architecture":[6,98],"for":[7,54,75,123],"8\u00d78":[8],"2-D":[9],"DCT,":[10],"which":[11,51],"relies":[12],"on":[13,117],"a":[14,29,60,76],"fast":[15],"and":[16,40,86,126],"precise":[17],"implementation":[18],"of":[19,48,69],"the":[20,36,41,70,109,115],"LLM":[21],"algorithm.":[22],"The":[23,45,96],"energy-efficiency":[24],"is":[25,52,56],"achieved":[26,57],"by":[27,58],"using":[28],"combinational":[30],"1-D":[31],"DCT":[32],"block":[33],"that":[34,64],"explores":[35],"algorithm's":[37],"intrinsic":[38],"parallelism":[39],"integer":[42],"constant":[43],"multiplications.":[44],"target":[46],"throughput":[47],"19":[49],"Mpixels/s,":[50],"required":[53],"VGA@30fps,":[55],"applying":[59],"4.9":[61],"MHz":[62],"clock,":[63],"corresponds":[65],"only":[66],"to":[67,100],"17.5%":[68],"maximum":[71],"clock.":[72],"Synthesis":[73],"results":[74],"350":[77],"nm":[78,125,128],"technology":[79,120],"estimate":[80],"total":[81],"power":[82],"as":[83,89],"6.08":[84],"mW,":[85],"core":[87],"area":[88],"2.1":[90],"mm":[91],"2":[94],".":[95],"proposed":[97],"shows":[99],"be":[101],"at":[102],"least":[103],"42%":[104],"more":[105],"energy":[106],"efficient":[107],"than":[108],"related":[110],"work.":[111],"To":[112],"further":[113],"investigate":[114],"efficiency":[116],"deep":[118],"submicron":[119],"nodes,":[121],"synthesis":[122],"90":[124],"45":[127],"were":[129],"also":[130],"performed.":[131]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}