{"id":"https://openalex.org/W2131484509","doi":"https://doi.org/10.1109/iscas.2011.5937607","title":"A new frequency synthesizers stabilization method based on a mixed Phase Locked Loop and Delay Locked Loop architecture","display_name":"A new frequency synthesizers stabilization method based on a mixed Phase Locked Loop and Delay Locked Loop architecture","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2131484509","doi":"https://doi.org/10.1109/iscas.2011.5937607","mag":"2131484509"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054412252","display_name":"P.O. Lucas de Peslouan","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"P.O. Lucas de Peslouan","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux 1, Talence, France","IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080855418","display_name":"C\u00e9dric Majek","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"C. Majek","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux 1, Talence, France","IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5110526008","display_name":"Thierry Taris","orcid":null},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"T. Taris","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux 1, Talence, France","IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068662659","display_name":"Yann Deval","orcid":"https://orcid.org/0000-0002-7358-8904"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"Y. Deval","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux 1, Talence, France","IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108092427","display_name":"Didier Belot","orcid":null},"institutions":[{"id":"https://openalex.org/I131827901","display_name":"STMicroelectronics (Switzerland)","ror":"https://ror.org/00wm3b005","country_code":"CH","type":"company","lineage":["https://openalex.org/I131827901"]},{"id":"https://openalex.org/I4210104693","display_name":"STMicroelectronics (France)","ror":"https://ror.org/01c74sd89","country_code":"FR","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210104693"]}],"countries":["CH","FR"],"is_corresponding":false,"raw_author_name":"D. Belot","raw_affiliation_strings":["STMicroelectronics, Crolles, France","[STMicroelectronics Crolles France]"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Crolles, France","institution_ids":["https://openalex.org/I4210104693"]},{"raw_affiliation_string":"[STMicroelectronics Crolles France]","institution_ids":["https://openalex.org/I131827901"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5057940221","display_name":"J.B. B\u00e9gueret","orcid":"https://orcid.org/0000-0003-3245-4640"},"institutions":[{"id":"https://openalex.org/I15057530","display_name":"Universit\u00e9 de Bordeaux","ror":"https://ror.org/057qpr032","country_code":"FR","type":"education","lineage":["https://openalex.org/I15057530"]},{"id":"https://openalex.org/I4210160189","display_name":"Institut Polytechnique de Bordeaux","ror":"https://ror.org/054qv7y42","country_code":"FR","type":"education","lineage":["https://openalex.org/I4210160189"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J.B. Begueret","raw_affiliation_strings":["IMS Laboratory, University of Bordeaux 1, Talence, France","IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux 1, Talence, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]},{"raw_affiliation_string":"IMS Laboratory, University of Bordeaux, 351 Cours de la Liberation, F-33405 Talence Cedex, France","institution_ids":["https://openalex.org/I15057530","https://openalex.org/I4210160189"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"4","issue":null,"first_page":"482","last_page":"485"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9922999739646912,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8447167873382568},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7898455262184143},{"id":"https://openalex.org/keywords/delay-locked-loop","display_name":"Delay-locked loop","score":0.7711790800094604},{"id":"https://openalex.org/keywords/loop","display_name":"Loop (graph theory)","score":0.6887363195419312},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5799729228019714},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5689290165901184},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.5633420348167419},{"id":"https://openalex.org/keywords/control-theory","display_name":"Control theory (sociology)","score":0.48456087708473206},{"id":"https://openalex.org/keywords/loop-fission","display_name":"Loop fission","score":0.4795779585838318},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.47327423095703125},{"id":"https://openalex.org/keywords/settling-time","display_name":"Settling time","score":0.468898206949234},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.416491836309433},{"id":"https://openalex.org/keywords/pll-multibit","display_name":"PLL multibit","score":0.41173163056373596},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21597537398338318},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.15090715885162354},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11955690383911133},{"id":"https://openalex.org/keywords/control-engineering","display_name":"Control engineering","score":0.10345044732093811},{"id":"https://openalex.org/keywords/step-response","display_name":"Step response","score":0.07762280106544495}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8447167873382568},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7898455262184143},{"id":"https://openalex.org/C190462668","wikidata":"https://www.wikidata.org/wiki/Q492265","display_name":"Delay-locked loop","level":4,"score":0.7711790800094604},{"id":"https://openalex.org/C184670325","wikidata":"https://www.wikidata.org/wiki/Q512604","display_name":"Loop (graph theory)","level":2,"score":0.6887363195419312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5799729228019714},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5689290165901184},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.5633420348167419},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.48456087708473206},{"id":"https://openalex.org/C134718785","wikidata":"https://www.wikidata.org/wiki/Q6675821","display_name":"Loop fission","level":3,"score":0.4795779585838318},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.47327423095703125},{"id":"https://openalex.org/C14781684","wikidata":"https://www.wikidata.org/wiki/Q3983320","display_name":"Settling time","level":3,"score":0.468898206949234},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.416491836309433},{"id":"https://openalex.org/C77881186","wikidata":"https://www.wikidata.org/wiki/Q7119642","display_name":"PLL multibit","level":4,"score":0.41173163056373596},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21597537398338318},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.15090715885162354},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11955690383911133},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.10345044732093811},{"id":"https://openalex.org/C160030872","wikidata":"https://www.wikidata.org/wiki/Q2142864","display_name":"Step response","level":2,"score":0.07762280106544495},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C2775924081","wikidata":"https://www.wikidata.org/wiki/Q55608371","display_name":"Control (management)","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/11","display_name":"Sustainable cities and communities","score":0.6600000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W1629104240","https://openalex.org/W1988578687","https://openalex.org/W2057090120","https://openalex.org/W2103194942","https://openalex.org/W2107514446","https://openalex.org/W2115019549","https://openalex.org/W2122860547","https://openalex.org/W2124072653","https://openalex.org/W2134941065","https://openalex.org/W2151769214","https://openalex.org/W2155705742","https://openalex.org/W2158285192","https://openalex.org/W6636786127","https://openalex.org/W6678250750"],"related_works":["https://openalex.org/W2401743820","https://openalex.org/W766471173","https://openalex.org/W2124728021","https://openalex.org/W4295813049","https://openalex.org/W2389594899","https://openalex.org/W1997845338","https://openalex.org/W2899616528","https://openalex.org/W2899351227","https://openalex.org/W2354050524","https://openalex.org/W2083878249"],"abstract_inverted_index":{"A":[0],"novel":[1],"technique":[2],"for":[3],"the":[4,16,41,48,55,65,76,86,88],"stabilization":[5],"of":[6,18,40,50,82],"local":[7],"oscillators":[8],"is":[9],"presented":[10],"in":[11],"this":[12],"paper":[13],"based":[14],"on":[15,64],"combination":[17],"a":[19,59],"Phase":[20],"Locked":[21,26],"Loop":[22,27],"(PLL)":[23],"and":[24,44,68],"Delay":[25],"(DLL)":[28],"architecture.":[29],"On":[30,54],"one":[31],"hand,":[32,57],"phase":[33],"noise":[34],"performances":[35],"are":[36],"improved":[37],"taking":[38,80],"advantage":[39],"both":[42],"architecture":[43,77],"more":[45],"particular":[46],"to":[47,74],"non-accumulation":[49],"random":[51],"timing":[52],"jitter.":[53],"other":[56],"such":[58],"methodology":[60],"could":[61,91],"relax":[62],"constraints":[63],"loop":[66],"filter":[67],"it":[69],"would":[70],"then":[71],"be":[72,92],"possible":[73],"increase":[75],"bandwidth":[78],"without":[79],"care":[81],"stability":[83],"drawbacks.":[84],"By":[85],"way,":[87],"settling":[89],"time":[90],"largely":[93],"improved.":[94]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}