{"id":"https://openalex.org/W2103160198","doi":"https://doi.org/10.1109/iscas.2011.5937565","title":"Fast parallel CRC & DBI calculation for high-speed memories: GDDR5 and DDR4","display_name":"Fast parallel CRC & DBI calculation for high-speed memories: GDDR5 and DDR4","publication_year":2011,"publication_date":"2011-05-01","ids":{"openalex":"https://openalex.org/W2103160198","doi":"https://doi.org/10.1109/iscas.2011.5937565","mag":"2103160198"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2011.5937565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033895041","display_name":"Jinyeong Moon","orcid":"https://orcid.org/0000-0003-1331-348X"},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]},{"id":"https://openalex.org/I10654025","display_name":"SK Group (United States)","ror":"https://ror.org/00qajw440","country_code":"US","type":"company","lineage":["https://openalex.org/I10654025","https://openalex.org/I134353371"]}],"countries":["KR","US"],"is_corresponding":true,"raw_author_name":"Jinyeong Moon","raw_affiliation_strings":["DRAM Design Team II, Hynix Semiconductor, Inc., Icheon, South Korea","[DRAM Design Team II, Hynix Semiconductor, Inc., Icheon, South Korea]"],"affiliations":[{"raw_affiliation_string":"DRAM Design Team II, Hynix Semiconductor, Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"[DRAM Design Team II, Hynix Semiconductor, Inc., Icheon, South Korea]","institution_ids":["https://openalex.org/I10654025"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111887452","display_name":"Joong Sik Kih","orcid":null},"institutions":[{"id":"https://openalex.org/I4575257","display_name":"Hanyang University","ror":"https://ror.org/046865y68","country_code":"KR","type":"education","lineage":["https://openalex.org/I4575257"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Joong Sik Kih","raw_affiliation_strings":["Department of EECS, Hanyang University, Seoul, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of EECS, Hanyang University, Seoul, South Korea","institution_ids":["https://openalex.org/I4575257"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5033895041"],"corresponding_institution_ids":["https://openalex.org/I10654025","https://openalex.org/I134353371"],"apc_list":null,"apc_paid":null,"fwci":0.5299,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.71125712,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"49","issue":null,"first_page":"317","last_page":"320"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/dram","display_name":"Dram","score":0.6556375026702881},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6185322403907776},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5562793016433716},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5488415956497192},{"id":"https://openalex.org/keywords/cas-latency","display_name":"CAS latency","score":0.5083598494529724},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.49561846256256104},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.4896154999732971},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27820566296577454},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.18689852952957153},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.10216009616851807},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07229813933372498},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.06571444869041443}],"concepts":[{"id":"https://openalex.org/C7366592","wikidata":"https://www.wikidata.org/wiki/Q1255620","display_name":"Dram","level":2,"score":0.6556375026702881},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6185322403907776},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5562793016433716},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5488415956497192},{"id":"https://openalex.org/C189930140","wikidata":"https://www.wikidata.org/wiki/Q1112878","display_name":"CAS latency","level":4,"score":0.5083598494529724},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.49561846256256104},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.4896154999732971},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27820566296577454},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.18689852952957153},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.10216009616851807},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07229813933372498},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.06571444869041443}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/iscas.2011.5937565","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2011.5937565","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2011 IEEE International Symposium of Circuits and Systems (ISCAS)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7200000286102295,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2103178921","https://openalex.org/W2105749892","https://openalex.org/W2108719777","https://openalex.org/W2108900661","https://openalex.org/W2119985366","https://openalex.org/W2140863609","https://openalex.org/W6675693952","https://openalex.org/W6676544959"],"related_works":["https://openalex.org/W4293430534","https://openalex.org/W2342813629","https://openalex.org/W3150934690","https://openalex.org/W2335743642","https://openalex.org/W4297812927","https://openalex.org/W2800412005","https://openalex.org/W2154976966","https://openalex.org/W1976244802","https://openalex.org/W2083934844","https://openalex.org/W2800626838"],"abstract_inverted_index":{"In":[0],"this":[1,19],"paper,":[2],"a":[3],"new":[4],"XOR":[5],"gate":[6],"and":[7,14,29,40,48],"architecture":[8],"for":[9],"parallel":[10],"calculation":[11],"of":[12],"CRC":[13,47],"DBI":[15,49],"are":[16,32],"proposed.":[17],"With":[18],"proposal,":[20],"speed":[21],"constraints":[22],"in":[23],"high-speed":[24],"DRAMs":[25],"such":[26],"as":[27],"GDDR5":[28],"DDR4":[30],"SDRAM":[31],"relaxed.":[33],"This":[34],"helps":[35],"minimize":[36],"the":[37,42],"latency":[38],"increase":[39],"hence":[41],"effective":[43],"bandwidth":[44],"loss":[45],"from":[46],"functions.":[50]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}