{"id":"https://openalex.org/W2012131147","doi":"https://doi.org/10.1109/iscas.2010.5538041","title":"TLM2.0 based timing accurate modeling method for complex NoC systems","display_name":"TLM2.0 based timing accurate modeling method for complex NoC systems","publication_year":2010,"publication_date":"2010-05-01","ids":{"openalex":"https://openalex.org/W2012131147","doi":"https://doi.org/10.1109/iscas.2010.5538041","mag":"2012131147"},"language":"en","primary_location":{"id":"doi:10.1109/iscas.2010.5538041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5538041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003065581","display_name":"Ye Lu","orcid":"https://orcid.org/0000-0002-4987-5874"},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":true,"raw_author_name":"Ye Lu","raw_affiliation_strings":["The Institute of Electronics, Communications and Information Technology, Queen's University Belfast, Belfast, UK","The Institute of Electronics, Communications and Information Technology Queen's University Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology, Queen's University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology Queen's University Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103745938","display_name":"Sakir Sezer","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Sakir Sezer","raw_affiliation_strings":["The Institute of Electronics, Communications and Information Technology, Queen's University Belfast, Belfast, UK","The Institute of Electronics, Communications and Information Technology Queen's University Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology, Queen's University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology Queen's University Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5111565223","display_name":"J.V. McCanny","orcid":null},"institutions":[{"id":"https://openalex.org/I126231945","display_name":"Queen's University Belfast","ror":"https://ror.org/00hswnk62","country_code":"GB","type":"education","lineage":["https://openalex.org/I126231945"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"John McCanny","raw_affiliation_strings":["The Institute of Electronics, Communications and Information Technology, Queen's University Belfast, Belfast, UK","The Institute of Electronics, Communications and Information Technology Queen's University Belfast, Northern Ireland, UK"],"affiliations":[{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology, Queen's University Belfast, Belfast, UK","institution_ids":["https://openalex.org/I126231945"]},{"raw_affiliation_string":"The Institute of Electronics, Communications and Information Technology Queen's University Belfast, Northern Ireland, UK","institution_ids":["https://openalex.org/I126231945"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5003065581"],"corresponding_institution_ids":["https://openalex.org/I126231945"],"apc_list":null,"apc_paid":null,"fwci":0.3719,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63427425,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":"21","issue":null,"first_page":"2900","last_page":"2903"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9958999752998352,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/mpsoc","display_name":"MPSoC","score":0.9627507925033569},{"id":"https://openalex.org/keywords/systemc","display_name":"SystemC","score":0.8943513631820679},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.8101402521133423},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7976787090301514},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.6852065324783325},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.6555212140083313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6395032405853271},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6280748844146729},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.5688619017601013},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45997855067253113},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3127259314060211},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07856020331382751}],"concepts":[{"id":"https://openalex.org/C2777187653","wikidata":"https://www.wikidata.org/wiki/Q975106","display_name":"MPSoC","level":3,"score":0.9627507925033569},{"id":"https://openalex.org/C2776928060","wikidata":"https://www.wikidata.org/wiki/Q1753563","display_name":"SystemC","level":2,"score":0.8943513631820679},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.8101402521133423},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7976787090301514},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.6852065324783325},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.6555212140083313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6395032405853271},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6280748844146729},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.5688619017601013},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45997855067253113},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3127259314060211},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07856020331382751},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/iscas.2010.5538041","is_oa":false,"landing_page_url":"https://doi.org/10.1109/iscas.2010.5538041","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings of 2010 IEEE International Symposium on Circuits and Systems","raw_type":"proceedings-article"},{"id":"pmh:oai:pure.qub.ac.uk/portal:publications/bb1e6de8-7fe7-4c66-b2c2-cb4a5dd6fcbd","is_oa":false,"landing_page_url":"https://pure.qub.ac.uk/en/publications/bb1e6de8-7fe7-4c66-b2c2-cb4a5dd6fcbd","pdf_url":null,"source":{"id":"https://openalex.org/S4306402319","display_name":"Research Portal (Queen's University Belfast)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126231945","host_organization_name":"Queen's University Belfast","host_organization_lineage":["https://openalex.org/I126231945"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Lu , Y , Sezer , S & McCanny , J 2010 , TLM2.0 based timing accurate modeling method for complex NoC systems . in Proceedings of 2010 IEEE International Symposium on Circuits and Systems (ISCAS) . Institute of Electrical and Electronics Engineers Inc. , pp. 2900-2903 , IEEE International Symposium on Circuits and Systems (ISCAS) , Paris , France , 01/05/2010 . https://doi.org/10.1109/ISCAS.2010.5538041","raw_type":"contributionToPeriodical"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G5334834590","display_name":null,"funder_award_id":"EP/H049606/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"},{"id":"https://openalex.org/G745166385","display_name":null,"funder_award_id":"EP/G034303/1","funder_id":"https://openalex.org/F4320334627","funder_display_name":"Engineering and Physical Sciences Research Council"}],"funders":[{"id":"https://openalex.org/F4320334627","display_name":"Engineering and Physical Sciences Research Council","ror":"https://ror.org/0439y7842"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1607765501","https://openalex.org/W2089155985","https://openalex.org/W2089266617","https://openalex.org/W2097560795","https://openalex.org/W2128106436","https://openalex.org/W2143207886","https://openalex.org/W2165389993","https://openalex.org/W4254256063","https://openalex.org/W6684206934"],"related_works":["https://openalex.org/W1934552808","https://openalex.org/W2293483919","https://openalex.org/W4281711577","https://openalex.org/W2178653557","https://openalex.org/W2106200299","https://openalex.org/W4230458348","https://openalex.org/W3198758847","https://openalex.org/W1581055755","https://openalex.org/W2144357574","https://openalex.org/W1966325333"],"abstract_inverted_index":{"Scalability":[0],"and":[1,53,61,80,98,100],"efficiency":[2],"of":[3,6,29,48,63,77,102],"on-chip":[4],"communication":[5],"emerging":[7,64],"Multiprocessor":[8],"System-on-Chip":[9],"(MPSoC)":[10],"are":[11,71,120],"critical":[12],"design":[13],"considerations.":[14],"Conventional":[15],"bus":[16],"based":[17,95],"interconnection":[18,40],"schemes":[19],"no":[20],"longer":[21],"fit":[22],"for":[23,42,58],"MPSoC":[24,49],"with":[25],"a":[26,86,113],"large":[27,43],"number":[28],"cores.":[30],"Networks-on-Chip":[31,89],"(NoC)":[32,90],"is":[33,94],"widely":[34],"accepted":[35],"as":[36],"the":[37,67,75,124],"next":[38],"generation":[39],"scheme":[41],"scale":[44],"MPSoC.":[45],"The":[46],"increase":[47],"complexity":[50],"requires":[51],"fast":[52],"accurate":[54,109],"system-level":[55,88],"modeling":[56,60,69,91,110],"techniques":[57,111],"rapid":[59],"verification":[62],"MPSoCs.":[65],"However,":[66],"existing":[68],"methods":[70],"limited":[72],"in":[73],"delivering":[74,103],"essentials":[76],"timing":[78,104],"accuracy":[79,105],"simulation":[81,116],"speed.":[82],"This":[83],"paper":[84],"proposes":[85],"novel":[87],"method,":[92],"which":[93],"on":[96],"SystemC":[97],"TLM2.0":[99],"capable":[101],"close":[106],"to":[107,122],"cycle":[108],"at":[112],"significantly":[114],"lower":[115],"cost.":[117],"Experimental":[118],"results":[119],"presented":[121],"demonstrate":[123],"proposed":[125],"method.":[126]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}